

## 1:8 LOW JITTER CMOS CLOCK BUFFER WITH 2:1 INPUT MUX (<200 MHz)

### Features

- 8 LVCMOS outputs
- Ultra-low additive jitter: 150 fs rms
- Wide-frequency range: 1 MHz to 200 MHz
- 2:1 input MUX
- Asynchronous output enable
- Low output-output skew: <150 ps
- Low propagation delay variation: <400 ps
- RoHs compliant, Pb-free
- Industrial temperature range: -40 to +85 °C
- Footprint-compatible with ICS552-02
- 1.8, 2.5, or 3.3 V operation
- 16-TSSOP



### Applications

- High-speed clock distribution
- Ethernet switch/router
- Optical Transport Network (OTN)
- SONET/SDH
- PCI Express Gen 1/2/3
- Storage
- Telecom
- Industrial
- Servers
- Backplane clock distribution

### Description


The Si53360 is an ultra low jitter eight output LVCMOS buffer. The Si53360 features a 2:1 input mux, making it ideal for redundant clocking applications. The Si53360 utilizes Silicon Laboratories' advanced CMOS technology to fanout clocks from 1 MHz to 200 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53360 supports operation over the industrial temperature range and can be operated from a 1.8 V, 2.5 V, or 3.3 V supply.

### Functional Block Diagram



### Ordering Information:

See page 9.



Patents pending

## TABLE OF CONTENTS

---

<u>Section</u>	<u>Page</u>
<b>1. Electrical Specifications</b> .....	<b>3</b>
<b>2. Functional Description</b> .....	<b>6</b>
2.1. Input Termination .....	6
2.2. Input Mux .....	6
2.3. Output Clock Termination Options .....	7
2.4. AC Timing Waveforms .....	7
<b>3. Pin Description: 16-TSSOP</b> .....	<b>8</b>
<b>4. Ordering Guide</b> .....	<b>9</b>
<b>5. Package Outline</b> .....	<b>10</b>
5.1. 16-TSSOP Package Diagram .....	10
<b>6. PCB Land Pattern</b> .....	<b>11</b>
6.1. 16-TSSOP Package Land Pattern .....	11
<b>7. Top Marking</b> .....	<b>12</b>
7.1. Si53360 Top Marking .....	12
7.2. Top Marking Explanation .....	12
<b>Contact Information</b> .....	<b>14</b>

## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature	$T_A$		-40	—	85	°C
Supply Voltage Range	$V_{DD}$	LVCMOS	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V

**Table 2. DC Characteristics**

( $V_{DD} = 1.8\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Voltage High, CLK <sub>n</sub>	$V_{IH}$		$V_{DD} \times 0.7$	—	—	V
Input Voltage Low, CLK <sub>n</sub>	$V_{IL}$		—	—	$V_{DD} \times 0.3$	V
Input Voltage High (OE, CLK_SEL)	$V_{IH}$		$V_{DD} \times 0.7$	—	—	V
Input Voltage Low (OE, CLK_SEL)	$V_{IL}$		—	—	$V_{DD} \times 0.3$	V
Output Voltage High	$V_{OH}$	$I_{OH} = -\text{TBD mA}$	$V_{DD} \times 0.8$			V
Output Voltage Low	$V_{OL}$	$I_{OL} = \text{TBD mA}$			$V_{DD} \times 0.2$	V
Input Capacitance	$C_{IN}$		—	5	—	pF
Internal Pull up Resistor	$R_{UP}$	OE, CLK_SEL	—	25	—	k $\Omega$
Leakage Current	$I_L$	Input leakage at all inputs except CLK <sub>n</sub> , $V_{IN} = 0\text{ V}$	—	—	TBD	$\mu\text{A}$
		Input leakage at CLK <sub>n</sub> , $V_{IN} = 0\text{ V}$	—	—	TBD	$\mu\text{A}$
Operating Supply Current	$I_{DD}$	3.3 V, LVCMOS, $C_L = 5\text{ pF}$ , 200 MHz	—	TBD	220	mA

**Table 3. AC Characteristics**

( $V_{DD} = 1.8\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency	F	LVC MOS	1	—	200	MHz
Duty Cycle <b>Note:</b> 50% input duty cycle.	D <sub>C</sub>	200 MHz, 50 $\Omega$ to VDD/2, 20/80% $T_R/T_F < 10\%$ of period	45	—	55	%
Minimum Input Clock Slew Rate	SR	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	—	—	V/ns
Output Rise/Fall Time	T <sub>R</sub> /T <sub>F</sub>	200 MHz, 50 $\Omega$ , 20/80%, 2 pF load, 12 mA drive strength	—	—	750	ps
Minimum Input Pulse Width	T <sub>W</sub>		500	—	—	ps
Additive Jitter	J	3.3 V, LVC MOS, 200 MHz, V <sub>in</sub> = 1.2 V <sub>PP</sub>	—	150	—	fs
Propagation Delay	T <sub>PLH</sub> , T <sub>PHL</sub>	Low to high, high to low Single-ended	TBD	—	TBD	ns
Output Enable Time	T <sub>EN</sub>	F = 1 MHz	—	2	—	$\mu$ s
		F = 100 MHz	—	60	—	ns
Output Disable Time	T <sub>DIS</sub>	F = 1 MHz	—	2	—	$\mu$ s
		F = 100 MHz	—	25	—	ns
Output to Output Skew	T <sub>SK</sub>	Identical Configuration, Single-ended (Q <sub>N</sub> to Q <sub>M</sub> )	—	—	150	ps

Table 4. Thermal Conditions

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	Still air	102.42	°C/W
Thermal Resistance, Junction to Case	$\theta_{JC}$	Still air	32.62	°C/W

Table 5. Absolute Maximum Ratings


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Storage Temperature	$T_S$		-55	—	150	°C
Supply Voltage	$V_{DD}$		-0.5	—	3.8	V
Input Voltage	$V_{IN}$		-0.5	—	$V_{DD} + 0.3$	V
Output Voltage	$V_{OUT}$		—	—	$V_{DD} + 0.3$	V
ESD Sensitivity	HBM	HBM, 100 pF, 1.5 k $\Omega$	2000	—	—	V
ESD Sensitivity	CDM		500	—	—	V
Peak Soldering Reflow Temperature	$T_{PEAK}$	Pb-Free; Solder reflow profile per JEDEC J-STD-020	—	—	260	°C
Maximum Junction Temperature	$T_J$		—	—	125	°C
<b>Note:</b> Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.						

## 2. Functional Description

The Si53360 is a low jitter, low skew 1:8 CMOS buffer with an integrated 2:1 input mux. A clock select pin is used to select the active input clock. An asynchronous output enable pin is available for additional control.

### 2.1. Input Termination

Figure 1 shows the recommended input clock termination.



Note:  $V_{DDO}$  and  $V_{DD}$  must be at the same voltage level.

**Figure 1. LVC MOS DC-Coupled Input Termination**

### 2.2. Input Mux

The Si53360 provides two clock inputs for applications that need to select between one of two clock sources. The CLK\_SEL pin selects the active clock input. The table below summarizes the input and output clock based on the input mux and output enable pin settings. If one of the input clocks is unused, leave floating.

**Table 6. Input Mux and Output Enable Logic**

CLK_SEL	CLK0	CLK1	OE <sup>1</sup>	Q <sup>2</sup>
L	L	X	H	L
L	H	X	H	H
H	X	L	H	L
H	X	H	H	H
X	X	X	L	Tri-state

**Notes:**

- Output enable active high
- On the next negative transition of CLK0 or CLK1.

### 2.3. Output Clock Termination Options

The recommended output clock termination options are shown below. Unused output clocks should be left floating.




Figure 2. LVC MOS Output Termination

### 2.4. AC Timing Waveforms





Figure 3. AC Waveforms

## 3. Pin Description: 16-TSSOP



**Table 7. Si53360 Pin Description**

Pin #	Name	Description
1	OE	Output enable. When OE=high, the clock outputs are enabled. When OE=low, the clock outputs are tri-stated. OE contains an internal pull-up resistor.
2	V <sub>DD</sub>	Core voltage supply. Bypass with 1.0 μF capacitor and place as close to the V <sub>DD</sub> pin as possible.
3	Q0	Output clock 0.
4	Q1	Output clock 1.
5	Q2	Output clock 2.
6	Q3	Output clock 3.
7	GND	Ground.
8	CLK1	Input clock 1.
9	CLK0	Input clock 0.
10	GND	Ground.
11	Q4	Output clock 4.
12	Q5	Output clock 5.
13	Q6	Output clock 6.
14	Q7	Output clock 7.
15	V <sub>DD</sub>	Core voltage supply. Bypass with 1.0 μF capacitor and place as close to the V <sub>DD</sub> pin as possible.
16	CLK_SEL	Mux input select pin (LVCMOS). When CLK_SEL is high, CLK1 is selected. When CLK_SEL is low, CLK0 is selected. CLK_SEL contains an internal pull-up resistor.

## 4. Ordering Guide

Part Number	Package	PB-Free, ROHS-6	Temperature
Si53360-B-GT	16-TSSOP	Yes	-40 to 85 °C

## 5. Package Outline

### 5.1. 16-TSSOP Package Diagram




Figure 4. Si53360 16-TSSOP Package Diagram

Table 8. Package Dimensions

Dimension	Min	Nom	Max	Dimension	Min	Nom	Max
A	—	—	1.20	e	0.65 BSC		
A1	0.05	—	0.15	L	0.45	0.60	0.75
A2	0.80	1.00	1.05	L2	0.25 BSC		
b	0.19	—	0.30	θ	0°	—	8°
c	0.09	—	0.20	aaa	0.10		
D	4.90	5.00	5.10	bbb	0.10		
E	6.40 BSC			ccc	0.20		
E1	4.30	4.40	4.50				

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-153, Variation AB.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## 6. PCB Land Pattern

### 6.1. 16-TSSOP Package Land Pattern




Figure 5. Si53360 16-TSSOP Package Land Pattern

Table 9. PCB Land Pattern

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.80
E	Pad Row Pitch	0.65
X1	Pad Width	0.45
Y1	Pad Length	1.40

**Notes:**


1. This Land Pattern Design is based on IPC-7351 specifications for Density Level B (Median Land Protrusion).
2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

# Si53360

---

## 7. Top Marking

### 7.1. Si53360 Top Marking



### 7.2. Top Marking Explanation

<b>Mark Method:</b>	Laser	
<b>Font Size:</b>	2.0 Point (0.71 mm) Right-Justified	
<b>Line 1 Marking:</b>	Customer Part Number	<b>Si53360</b>
<b>Line 2 Marking:</b>	TTTTTT=Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
<b>Line 3 Marking:</b>	YY=Year WW=Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the build date.

**NOTES:**

## CONTACT INFORMATION

### Silicon Laboratories Inc.

400 West Cesar Chavez  
Austin, TX 78701  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:  
<https://www.silabs.com/support/pages/contacttechnicalsupport.aspx>  
and register to submit a technical support request.

### Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.  
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.