

HCPL-3020/HCPL-0302

0.4 Amp Output Current IGBT Gate Drive Optocoupler




Data Sheet

Description

The HCPL-3020 and HCPL-0302 consist of a GaAsP LED optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate-controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving small or medium power IGBTs. For IGBTs with higher ratings, the HCPL-0314/3140 (0.6 A), HCPL-3150 (0.6 A) or HCPL-3120 (2.5 A) gate drive opto-couplers can be used.

Functional Diagram



Truth Table	
LED	V_O
OFF	LOW
ON	HIGH

Note:

A 0.1 μ F bypass capacitor must be connected between pins V_{CC} and V_{EE} .

Features

- 0.4 A maximum peak output current
- 0.2 A minimum peak output current
- High speed response: 0.7 μ s maximum propagation delay over temperature range
- Ultra high CMR: minimum 10 kV/ μ s at $V_{CM} = 1000$ V
- Bootstrappable supply current: maximum 3 mA
- Wide operating temperature range: -40°C to 100°C
- Wide V_{CC} operating range: 10 V to 30 V over temperature range
- Available in DIP 8 and SO-8 packages
- Safety approvals: UL approval, 3750 V_{RMS} for 1 minute
- CSA approval
- IEC/EN/DIN EN 60747-5-2 approval
 $V_{IORM} = 630$ V_{PEAK} (HCPL-3020),
 $V_{IORM} = 566$ V_{PEAK} (HCPL-0302)

Applications

- Isolated IGBT/power MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters
- Air conditioner
- Washing machine
- Induction heater for cooker
- Switching power supplies (SPS)

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and /or degradation which may be induced by ESD.

Ordering Information

Specify part number followed by option number (if desired).

Example:

HCPL-3020-XXXX



- No option = Standard DIP package, 50 per tube
- 300 = Gull Wing Surface Mount Option, 50 per tube
- 500 = Tape and Reel Packaging Option
- 060 = IEC/EN/DIN EN 60747-5-2, $V_{IORM} = 630 V_{PEAK}$
- XXXE = Lead Free Option

HCPL-0302-XXXX

- No option = Standard SO-8 package, 100 per tube
- 500 = Tape and Reel Packaging Option
- 060 = IEC/EN/DIN EN 60747-5-2, $V_{IORM} = 566 V_{PEAK}$
- XXXE = Lead Free Option

Package Outline Drawings

HCPL-3020 Standard DIP Package




DIMENSIONS IN MILLIMETERS AND (INCHES).

* MARKING CODE LETTER FOR OPTION NUMBERS.
"V" = OPTION 060
OPTION NUMBERS 300 AND 500 NOT MARKED.

NOTE:
FLOATING LEAD PROTUSION IS 0.25 mm (10 mils) MAX.


HCPL-3020 Gull Wing Surface Mount Option 300



DIMENSIONS IN MILLIMETERS (INCHES).
LEAD COPLANARITY = 0.10 mm (0.004 INCHES).

NOTE: FLOATING LEAD PROTUSION IS 0.25 mm (10 mils) MAX.

HCPL-0302 Small Outline SO-8 Package




* TOTAL PACKAGE LENGTH (INCLUSIVE OF MOLD FLASH)
5.207 ± 0.254 (0.205 ± 0.010)

DIMENSIONS IN MILLIMETERS (INCHES).
LEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.


NOTE: FLOATING LEAD PROTUSION IS 0.15 mm (6 mils) MAX.

Solder Reflow Temperature Profile



Note: Use of non-chlorine-activated fluxes is highly recommended

Recommended Solder Reflow Temperature Profile (Lead free)



NOTES:

THE TIME FROM 25°C to PEAK TEMPERATURE = 8 MINUTES MAX.

$T_{smax} = 200^{\circ}\text{C}$, $T_{smin} = 150^{\circ}\text{C}$

Note: Use of non-chlorine-activated fluxes is highly recommended

Regulatory Information

The HCPL-0302/3020 has been approved by the following organizations:

IEC/EN/DIN EN 60747-5-2

Approved under:
IEC 60747-5-2:1997 + A1:2002
EN 60747-5-2:2001 + A1:2002
DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01.
(Option 060 only)

UL

Approval under UL 1577, component recognition program up to $V_{ISO} = 3750 V_{RMS}$. File E55361.


CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

IEC/EN/DIN EN 60747-5-2 Insulation Characteristics (HCPL-3020 and HCPL-0302 Option 060)

Description	Symbol	HCPL-3020	HCPL-0302	Unit
Installation Classification per DIN VDE 0110/1.89, Table 1				
for Rated Mains Voltage 150 V_{RMS}		I – IV	I – IV	
for Rated Mains Voltage 300 V_{RMS}		I – III	I – III	
for Rated Mains Voltage 600 V_{RMS}		I – II		
Climatic Classification		55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	
Maximum Working Insulation Voltage	V_{IORM}	630	566	V_{peak}
Input to Output Test Voltage, Method b ^[1]				
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec,				
Partial Discharge < 5 pC	V_{PR}	1181	1050	V_{peak}
Input to Output Test Voltage, Method a ^[1]				
$V_{IORM} \times 1.5 = V_{PR}$, Type and Sample Test, $t_m = 60$ sec,				
Partial Discharge < 5 pC	V_{PR}	945	840	V_{peak}
Highest Allowable Overvoltage				
(Transient Overvoltage $t_{ini} = 10$ sec)	V_{IOTM}	6000	4000	V_{peak}
Safety-Limiting Values – Maximum Values Allowed in the Event of a Failure.				
Case Temperature	T_S	175	150	°C
Input Current ^[2]	$I_S, INPUT$	230	150	mA
Output Power ^[2]	$P_S, OUTPUT$	600	600	mW
Insulation Resistance at $T_S, V_{IO} = 500$ V	R_S	$>10^9$	$>10^9$	Ω

1. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2), for a detailed description of Method a and Method b partial discharge test profiles.
2. Refer to the following figure for dependence of P_S and I_S on ambient temperature.



Insulation and Safety Related Specifications

Parameter	Symbol	HCPL-3020	HCPL-0302	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	7.1	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	7.4	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIla	IIla		Material Group (DIN VDE 0110, 1/89, Table 1)

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	T _S	-55	125	°C	
Operating Temperature	T _A	-40	100	°C	
Average Input Current	I _{F(AVG)}		20	mA	1
Peak Transient Input Current (<1 μs pulse width, 300 pps)	I _{F(TRAN)}		1.0	A	
Reverse Input Voltage	V _R		5	V	
"High" Peak Output Current	I _{OH(PEAK)}		0.4	A	2
"Low" Peak Output Current	I _{OL(PEAK)}		0.4	A	2
Supply Voltage	V _{CC} - V _{EE}	-0.5	35	V	
Output Voltage	V _{O(PEAK)}	-0.5	V _{CC}	V	
Output Power Dissipation	P _O		250	mW	3
Input Power Dissipation	P _I		45	mW	4
Lead Solder Temperature		260°C for 10 sec., 1.6 mm below seating plane			
Solder Reflow Temperature Profile		See Package Outline Drawings section			

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	V _{CC} - V _{EE}	10	30	V	
Input Current (ON)	I _{F(ON)}	7	12	mA	
Input Voltage (OFF)	V _{F(OFF)}	-3.0	0.8	V	
Operating Temperature	T _A	-40	100	°C	

Electrical Specifications (DC)**Over recommended operating conditions unless otherwise specified.**

Parameter Note	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.
High Level Output Current	I _{OH}	0.15			A	V _O = V _{CC} – 4	5
		0.2	0.3		A	V _O = V _{CC} – 10	2, 2
Low Level Output Current	I _{OL}	0.15			A	V _O = V _{EE} + 2.5	5
		0.2	0.3		A	V _O = V _{EE} + 10	4, 2
High Level Output Voltage	V _{OH}	V _{CC} – 4	V _{CC} – 1.8		V	I _O = –100 mA	1, 6, 7
Low Level Output Voltage	V _{OL}		0.4	1	V	I _O = 100 mA	3
High Level Supply Current	I _{CCH}		0.7	3	mA	I _O = 0 mA	5, 6, 14
Low Level Supply Current	I _{CCL}		1.2	3	mA	I _O = 0 mA	
Threshold Input Current Low to High	I _{FLH}			6	mA	I _O = 0 mA, V _O > 5 V	7, 13
Threshold Input Voltage High to Low	V _{FHL}	0.8			V		
Input Forward Voltage	V _F	1.2	1.5	1.8	V	I _F = 10 mA	14
Temperature Coefficient of Input Forward Voltage	DV _F /DT _A		–1.6		mV/°C		
Input Reverse Breakdown Voltage	BV _R	5			V	I _R = 10 μA	
Input Capacitance	C _{IN}		60		pF	f = 1 MHz, V _F = 0 V	

Switching Specifications (AC)**Over recommended operating conditions unless otherwise specified.**

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	0.1	0.2	0.7	μs	R _g =75Ω, C _g = 1.5 nF, f = 10 kHz, Duty Cycle = 50%, I _F = 7 mA, V _{CC} = 30 V	8, 9, 10, 11, 12, 15	14
Propagation Delay Time to Low Output Level	t _{PHL}	0.1	0.2	0.7	μs			
Propagation Delay Difference Between Any Two Parts or Channels	PDD	–0.5		0.5	μs			10
Rise Time	t _R		50		ns			
Fall Time	t _F		50		ns			
Output High Level Common Mode Transient Immunity	C _{MH}	10			kV/μs	T _A = 25°C, V _{CM} = 1000 V	16	11
Output Low Level Common Mode Transient Immunity	C _{ML}	10			kV/μs		16	12

Package Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig. Note
Input-Output Momentary Withstand Voltage	V_{ISO}	3750			V_{rms}	$T_A = 25^\circ\text{C}$, RH < 50%	8, 9
Input-Output Resistance	R_{I-O}		10^{12}		Ω	$V_{I-O} = 500\text{ V}$	9
Input-Output Capacitance	C_{I-O}		0.6		pF	Freq = 1 MHz	

Notes:

- Derate linearly above 70°C free air temperature at a rate of $0.3\text{ mA}/^\circ\text{C}$.
- Maximum pulse width = $10\text{ }\mu\text{s}$, maximum duty cycle = 0.2% . This value is intended to allow for component tolerances for designs with I_O peak minimum = 0.2 A . See Application section for additional details on limiting I_{OL} peak.
- Derate linearly above 85°C , free air temperature at the rate of $4.0\text{ mW}/^\circ\text{C}$.
- Input power dissipation does not require derating.
- Maximum pulse width = $50\text{ }\mu\text{s}$, maximum duty cycle = 0.5% .
- In this test, V_{OH} is measured with a DC load current. When driving capacitive load V_{OH} will approach V_{CC} as I_{OH} approaches zero amps.
- Maximum pulse width = 1 ms , maximum duty cycle = 20% .
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $>4500\text{ V}_{rms}$ for 1 second (leakage detection current limit $I_{I-O} < 5\text{ }\mu\text{A}$). This test is performed before 100% production test for partial discharge (method B) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.
- Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
- PDD is the difference between t_{PHL} and t_{PLH} between any two parts or channels under the same test conditions.
- Common mode transient immunity in the high state is the maximum tolerable $|dV_{CM}/dt|$ of the common mode pulse V_{CM} to assure that the output will remain in the high state (i.e. $V_O > 6.0\text{ V}$).
- Common mode transient immunity in a low state is the maximum tolerable $|dV_{CM}/dt|$ of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e. $V_O < 1.0\text{ V}$).
- This load condition approximates the gate load of a $1200\text{ V}/20\text{ A}$ IGBT.
- The power supply current increases when operating frequency and C_g of the driven IGBT increases.




Figure 1. V_{OH} vs. temperature.




Figure 2. V_{OH} vs. I_{OH} .




Figure 3. V_{OL} vs. temperature.




Figure 4. V_{OL} vs. I_{OL} .




Figure 5. I_{CC} vs. temperature.




Figure 6. I_{CC} vs. V_{CC} .




Figure 7. $I_{F(LH)}$ vs. temperature.




Figure 8. Propagation delay vs. V_{CC} .




Figure 9. Propagation delay vs. I_F .




Figure 10. Propagation delay vs. tempera-




Figure 11. Propagation delay vs. R_g .




Figure 12. Propagation delay vs. C_g .




Figure 13. Transfer characteristics.




Figure 14. Input current vs. forward voltage.




Figure 15. Propagation delay test circuits and waveforms.





Figure 16. CMR test circuits and waveforms.



To keep the IGBT firmly off, the HCPL-3020 and HCPL-0302 have a very low maximum V_{OL} specification of 1.0 V. Minimizing R_g and the lead inductance from the HCPL-3020 or HCPL-0302 to the IGBT gate and emitter (possibly by mounting the HCPL-3020 or HCPL-0302 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 17. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL-3020 or HCPL-0302 input as this can result in unwanted coupling of transient signals into the input of HCPL-3020 or HCPL-0302 and degrade performance. (If the IGBT drain must be routed near the HCPL-3020 or HCPL-0302 input, then the LED should be reverse biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-3020 or HCPL-0302.




Figure 17. Recommended LED drive and application circuit for HCPL-3020 and HCPL-0302.

Selecting the Gate Resistor (R_g) for HCPL-3020

Step 1: Calculate R_g minimum from the I_{OL} peak specification. The IGBT and R_g in Figure 17 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-3020.

$$\begin{aligned} R_g &\leq \frac{V_{CC} - V_{OL}}{I_{OLPEAK}} \\ &= \frac{24 - 1}{0.4} \\ &= 57.5 \Omega \end{aligned}$$

The V_{OL} value of 1 V in the previous equation is the V_{OL} at the peak current of 0.4 A. (See Figure 4).

Step 2: Check the HCPL-3020 power dissipation and increase R_g if necessary. The HCPL-3020 total power dissipation (P_T) is equal to the sum of the emitter power (P_E) and the output power (P_O).

$$P_T = P_E + P_O$$

$$P_E = I_F \cdot V_F \cdot \text{Duty Cycle}$$

$$P_O = P_{O(BIAS)} + P_{O(SWITCHING)} = I_{CC} \cdot V_{CC} + E_{SW}(R_g; Q_g) \cdot f$$

$$= (I_{CCBIAS} + K_{ICC} \cdot Q_g \cdot f) \cdot V_{CC} + E_{SW}(R_g; Q_g) \cdot f$$

where $K_{ICC} \cdot Q_g \cdot f$ is the increase in I_{CC} due to switching and K_{ICC} is a constant of 0.001 mA/(nC*kHz). For the circuit in Figure 17 with I_F (worst case) = 10 mA, $R_g = 57.5 \Omega$, Max Duty Cycle = 80%, $Q_g = 100$ nC, $f = 20$ kHz and $T_{AMAX} = 85^\circ\text{C}$:

$$P_E = 10 \text{ mA} \cdot 1.8 \text{ V} \cdot 0.8 = 14 \text{ mW}$$

$$P_O = [3 \text{ mA} + (0.001 \text{ mA/nC} \cdot \text{kHz}) \cdot 20 \text{ kHz} \cdot 100 \text{ nC}] \cdot 24 \text{ V} + 0.3 \mu\text{J} \cdot 20 \text{ kHz}$$

$$= 126 \text{ mW} < 250 \text{ mW } (P_{O(MAX)}) @ 85^\circ\text{C}$$

The value of 3 mA for I_{CC} in the previous equation is the max. I_{CC} over entire operating temperature range.

Since P_O for this case is less than $P_{O(MAX)}$, $R_g = 57.5 \Omega$ is alright for the power dissipation.




Figure 18. Energy dissipated in the HCPL-3020 and HCPL-0302 and for each IGBT switching cycle.

LED Drive Circuit Considerations for Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 19. The HCPL-3020 and HCPL-0302 improve CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 20. This capacitive coupling causes

perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 17), can achieve $10 \text{ kV}/\mu\text{s}$ CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.




Figure 19. Optocoupler input to output capacitance model for unshielded optocouplers.




Figure 20. Optocoupler Input to output capacitance model for shielded optocouplers.




Figure 21. Equivalent circuit for figure 15 during common mode transient.




Figure 22. Not recommended open collector drive circuit.




Figure 23. Recommended LED drive circuit for ultra-high CMR IPM dead time and propagation delay specifications.

CMR with the LED On (CMR_H)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 7 mA provides adequate margin over the maximum I_{FLH} of 6 mA to achieve 10 kV/ μ s CMR.

CMR with the LED Off (CMR_L)

A high CMR LED drive circuit must keep the LED off (V_F $V_{F(OFF)}$) during common mode transients. For example, during a $-dV_{CM}/dt$ transient in Figure 21, the current flowing through C_{LEDP} also flows through the R_{SAT} and V_{SAT} of the logic gate. As long as the low state voltage developed across the logic gate is less than $V_{F(OFF)}$ the LED will remain off and no common mode failure will occur.


The open collector drive circuit, shown in Figure 22, cannot keep the LED off during a $+dV_{CM}/dt$ transient, since all the current flowing through C_{LEDN} must be supplied by the LED, and it is not recommended for applications requiring ultra high CMR₁ performance. The alternative drive circuit, which like the recommended application circuit (Figure 17), does achieve ultra high CMR performance by shunting the LED in the off state.

Dead Time and Propagation Delay Specifications

The HCPL-3020 and HCPL-0302 include a Propagation Delay Difference (PDD) specification intended to help designers minimize “dead time” in their power inverter designs. Dead time is the time high and low side power transistors are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices from the high voltage to the low-voltage motor rails. To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 24. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD max, which is specified to be 500 ns over the operating temperature range of -40° to 100°C .


Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 25. The maximum dead time for the HCPL-3020 and HCPL-0302 is 1 ms ($= 0.5 \mu\text{s} - (-0.5 \mu\text{s})$) over the operating temperature range of -40°C to 100°C .

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 24. Minimum LED skew for zero dead time.



*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 25. Waveforms for dead time.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Pte. in the United States and other countries.
Data subject to change. Copyright © 2006 Avago Technologies Pte. All rights reserved. Obsoletes 5989-2947EN
AV01-0367EN - August 2, 2006

AVAGO
TECHNOLOGIES