



Quad, Low-Voltage, SPST Analog Switches

General Description

The MAX4521/MAX4522/MAX4523 are quad, low-voltage, single-pole/single-throw (SPST) analog switches. On-resistance (100Ω max) is matched between switches to 4Ω max, and is flat (12Ω max) over the specified signal range. Each switch can handle rail-to-rail analog signals. The off-leakage current is only 1nA at $+25^\circ\text{C}$ and 10nA at $+85^\circ\text{C}$.

The MAX4521 has four normally closed (NC) switches, and the MAX4522 has four normally open (NO) switches. The MAX4523 has two NC switches and two NO switches.

These CMOS switches can operate with dual power supplies ranging from $\pm 2\text{V}$ to $\pm 6\text{V}$ or a single supply between $+2\text{V}$ and $+12\text{V}$. They are fully specified for single $+2.7\text{V}$ operation.

All digital inputs have $+0.8\text{V}$ and $+2.4\text{V}$ logic thresholds, ensuring TTL/CMOS-logic compatibility when using $\pm 5\text{V}$ or a single $+5\text{V}$ supply.

Applications

Battery-Operated Equipment
Data Acquisition
Test Equipment
Avionics
Audio Signal Routing
Networking

Features

- ◆ $+2\text{V}$ to $+12\text{V}$ Single Supply
- ◆ $\pm 2\text{V}$ to $\pm 6\text{V}$ Dual Supplies
- ◆ 100Ω Signal Paths with $\pm 5\text{V}$ Supplies
- ◆ Low Power Consumption, $<1\mu\text{W}$
- ◆ 4 Separately Controlled SPST Switches
- ◆ Rail-to-Rail Signal Handling
- ◆ Pin Compatible with Industry-Standard DG211/DG212/DG213
- ◆ $>2\text{kV}$ ESD Protection per Method 3015.7
- ◆ TTL/CMOS-Compatible Inputs with $\pm 5\text{V}$ or Single $+5\text{V}$ Supply

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX4521CPE	0°C to $+70^\circ\text{C}$	16 Plastic DIP	P16-1
MAX4521CSE	0°C to $+70^\circ\text{C}$	16 Narrow SO	S16-2
MAX4521CEE	0°C to $+70^\circ\text{C}$	16 QSOP	E16-4
MAX4521CUE	0°C to $+70^\circ\text{C}$	16 TSSOP	U16-2
MAX4521CGE	0°C to $+70^\circ\text{C}$	16 QFN-EP**	G1644-1
MAX4521C/D	0°C to $+70^\circ\text{C}$	Dice*	—

Ordering Information continued at end of data sheet.

*Contact factory for dice specifications.

**EP = Exposed pad.

Pin Configurations/Functional Diagrams/Truth Tables



Quad, Low-Voltage, SPST Analog Switches

ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND

V+	-0.3V to +13.0V
V-	-13.0V to +0.3V
V+ to V-	-0.3V to +13.0V
All Other Pins (Note 1)	(V- - 0.3V) to (V+ + 0.3V)
Continuous Current into Any Terminal	±10mA
Peak Current into Any Terminal (pulsed at 1ms, 10% duty cycle)	±20mA
ESD per Method 3015.7	>2000V

Continuous Power Dissipation (T_A = +70°C) (Note 2)

Plastic DIP (derate 10.53mW/°C above +70°C)	842mW
Narrow SO (derate 8.70mW/°C above +70°C)	696mW
QSOP (derate 9.52mW/°C above +70°C)	762mW
CERDIP (derate 10.00mW/°C above +70°C)	800mW
TSSOP (derate 6.7mW/°C above +70°C)	457mW
QFN (derate 16.9mW/°C above +70°C)	1349mW

Operating Temperature Ranges

MAX452_C_E	0°C to +70°C
MAX452_E_E	-40°C to +85°C
MAX452_MJE	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signals on NC_, NO_, COM_, or IN_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Note 2: All leads are soldered or welded to PC boards.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = +4.5V to +5.5V, V- = -4.5V to -5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP (Note 3)	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}	(Note 4)	C, E, M	V-		V+	V
COM_ to NO_, COM_ to NC_ On-Resistance	R _{ON}	V+ = 5V, V- = -5V, V _{COM_} = ±3V, I _{COM_} = 1mA	+25°C		65	100	Ω
			C, E, M			125	
COM_ to NO_, COM_ to NC_ On-Resistance Match Between Channels (Note 5)	ΔR _{ON}	V+ = 5V, V- = -5V, V _{COM_} = ±3V, I _{COM_} = 1mA	+25°C		1	4	Ω
			C, E, M			6	
COM_ to NO_, COM_ to NC_ On-Resistance Flatness (Note 6)	R _{FLAT(ON)}	V+ = 5V, V- = -5V, V _{COM_} = ±3V, I _{COM_} = 1mA	+25°C		7	12	Ω
			C, E, M			15	
NO_, NC_ Off-Leakage Current (Note 7)	I _{NO_(OFF)} , I _{NC_(OFF)}	V+ = 5.5V, V- = -5.5V, V _{COM_} = ±4.5V, V _{N_} = ±4.5V	+25°C	-1	0.01	1	nA
			C, E	-10		10	
			M	-100		100	
COM_ Off-Leakage Current (Note 7)	I _{COM_(OFF)}	V+ = 5.5V, V- = -5.5V, V _{COM_} = ±4.5V, V _{N_} = ±4.5V	+25°C	-1	0.01	1	nA
			C, E	-10		10	
			M	-100		100	
COM_ On-Leakage Current (Note 7)	I _{COM_(ON)}	V+ = 5.5V, V- = -5.5V, V _{COM_} = ±4.5V	+25°C	-2	0.01	2	nA
			C, E	-20		20	
			M	-200		200	

Quad, Low-Voltage, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = +4.5V to +5.5V, V- = -4.5V to -5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP (Note 3)	MAX	UNITS
LOGIC INPUT							
IN_ Input Logic Threshold High	V _{IN_H}		C, E, M		1.6	2.4	V
IN_ Input Logic Threshold Low	V _{IN_L}		C, E, M	0.8	1.6		V
IN_ Input Current Logic High or Low	I _{INH_} , I _{INL_}	V _{IN_} = 0.8V or 2.4V	C, E, M	-1	0.03	1	μA
SWITCH DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	V _{COM_} = ±3V, V+ = 4.5V, V- = -4.5V, Figure 1	+25°C		45	80	ns
			C, E, M			100	
Turn-Off Time	t _{OFF}	V _{COM_} = ±3V, V+ = 4.5V, V- = -4.5V, Figure 1	+25°C		15	30	ns
			C, E, M			40	
Break-Before-Make Time Delay (MAX4523 only)	t _{BBM}	V _{COM_} = ±3V, V+ = 5.5V, V- = -5.5V, Figure 2	+25°C	5	20		ns
Charge Injection (Note 4)	Q	C _L = 1nF, V _{NO_} = 0, R _S = 0Ω, Figure 3	+25°C		1	5	pC
NO_, NC_ Off-Capacitance	C _{N(OFF)}	V _{NO_} = GND, f = 1MHz, Figure 6	+25°C		2		pF
COM_ Off-Capacitance	C _{COM(OFF)}	V _{COM_} = GND, f = 1MHz, Figure 6	+25°C		2		pF
COM_ On-Capacitance	C _{COM(ON)}	V _{COM_} = V _{NO_} = GND, f = 1MHz, Figure 7	+25°C		5		pF
Off-Isolation (Note 8)	V _{ISO}	R _L = 50Ω, C _L = 15pF, V _{N_} = 1V _{RMS} , f = 100kHz, Figure 4	+25°C		< -90		dB
Channel-to-Channel Crosstalk (Note 9)	V _{CT}	R _L = 50Ω, C _L = 15pF, V _{N_} = 1V _{RMS} , f = 100kHz, Figure 5	+25°C		< -90		dB
POWER SUPPLY							
Power-Supply Range	V+, V-		C, E, M	-6		6	V
V+ Supply Current	I+	V+ = 5.5V, all V _{IN_} = 0 or V+	+25°C	-1	0.05	1	μA
			C, E, M	-1		1	
V- Supply Current	I-	V- = -5.5V	+25°C	-1	0.05	1	μA
			C, E, M	-1		1	

MAX4521/MAX4522/MAX4523

Quad, Low-Voltage, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +4.5V to +5.5V, V- = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP (Note 3)	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}	(Note 4)	C, E, M	0		V+	V
COM_ to NO_, COM_ to NC_ On-Resistance	R _{ON}	V+ = 4.5V, V _{COM_} = 3.5V, I _{COM_} = 1mA	+25°C C, E, M		125 250	200	Ω
COM_ to NO_, COM_ to NC_ On-Resistance Match Between Channels (Note 5)	ΔR _{ON}	V+ = 5V, V _{COM_} = 3.5V, I _{COM_} = 1mA	+25°C C, E, M		2	8 10	Ω
NO_, NC_ Off-Leakage Current (Notes 7, 10)	I _{NO_(OFF)} , I _{NC_(OFF)}	V+ = 5.5V; V _{COM_} = 1V, 4.5V; V _{N_} = 4.5V, 1V	+25°C C, E M	-1 -10 -100	0.01	1 10 100	nA
COM_ Off-Leakage Current (Notes 7, 10)	I _{COM_(OFF)}	V+ = 5.5V; V _{COM_} = 1V, 4.5V; V _{N_} = 4.5V, 1V	+25°C C, E M	-1 -10 -100	0.01	1 10 100	nA
COM_ On-Leakage Current (Notes 7, 10)	I _{COM_(ON)}	V+ = 5.5V; V _{COM_} = 4.5V, 1V	+25°C C, E, M	-2 -20 -200	0.01	2 20 200	nA
LOGIC INPUT							
IN_ Input Logic Threshold High	V _{IN_H}		C, E		1.6	2.4	V
IN_ Input Logic Threshold Low	V _{IN_L}		C, E	0.8	1.6		V
IN_ Input Current Logic High or Low	I _{INH_} , I _{INL_}	V _{IN_} = 0.8V or 2.4V	C, E	-1	0.03	1	μA
SWITCH DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	V _{COM_} = 3V, V+ = 4.5V, Figure 1	+25°C C, E, M		60	100 150	ns
Turn-Off Time	t _{OFF}	V _{COM_} = 3V, V+ = 4.5V, Figure 1	+25°C C, E, M		20	50 75	ns
Break-Before-Make Time Delay (MAX4523 only)	t _{BBM}	V _{COM_} = 3V, V+ = 5.5V, Figure 2	+25°C	10	30		ns
Charge Injection (Note 4)	Q	C _L = 1nF, V _{NO_} = 0, R _S = 0Ω, Figure 3	+25°C		1	5	pC
POWER SUPPLY							
V+ Supply Current	I+	V+ = 5.5V, all V _{IN_} = 0 or V+	+25°C C, E, M	-1 -1	0.05	1 1	μA
V- Supply Current	I-	V- = 0	+25°C C, E, M	-1 -1	0.05	1 1	μA

Quad, Low-Voltage, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.6V, V- = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP (Note 3)	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}	(Note 4)	C, E, M	0		V+	V
COM_ to NO_, COM_ to NC_ On-Resistance	R _{ON}	V+ = 2.7V, V _{COM_} = 1.0V, I _{COM_} = 0.1mA	+25°C C, E, M		260	500 600	Ω
LOGIC INPUT							
IN_ Input Logic Threshold High	V _{IN_H}		C, E		1.6	2.4	V
IN_ Input Logic Threshold Low	V _{IN_L}		C, E	0.8	1.6		V
IN_ Input Current Logic High or Low	I _{INH_} , I _{INL_}	V _{IN_} = 0.8V or 2.4V	C, E	-1	0.03	1	μA
SWITCH DYNAMIC CHARACTERISTICS (Note 4)							
Turn-On Time	t _{ON}	V _{COM_} = 1.5V, V+ = 2.7V, Figure 1	+25°C C, E, M		120	250 300	ns
Turn-Off Time	t _{OFF}	V _{COM_} = 1.5V, V+ = 2.7V, Figure 1	+25°C C, E, M		40	80 100	ns
Break-Before-Make Time Delay (MAX4523 only)	t _{BBM}	V _{COM_} = 1.5V, V+ = 3.6V, Figure 2	+25°C	15	50		ns
Charge Injection	Q	C _L = 1nF, V _{NO_} = 0, R _S = 0Ω, Figure 3	+25°C		0.5	5	pC
POWER SUPPLY							
V+ Supply Current	I+	V+ = 3.6V, all V _{IN_} = 0 or V+	+25°C C, E, M	-1	0.05	1 1	μA
V- Supply Current	I-	V- = 0	+25°C C, E, M	-1	0.05	1 1	μA

Note 3: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

Note 4: Guaranteed by design.

Note 5: $\Delta R_{ON} = \Delta R_{ON(MAX)} - \Delta R_{ON(MIN)}$.

Note 6: Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.

Note 7: Leakage parameters are 100% tested at maximum rated temperature, and guaranteed by correlation at T_A = +25°C.

Note 8: Off-Isolation = $20\log_{10} [V_{COM_} / (V_{NC_} \text{ or } V_{NO_})]$, V_{COM_} = output, V_{NC_} or V_{NO_} = input to off switch.

Note 9: Between any two switches.










Note 10: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.

MAX4521/MAX4522/MAX4523

Quad, Low-Voltage, SPST Analog Switches

Typical Operating Characteristics



($V_+ = +5V$, $V_- = -5V$, GND = 0, $T_A = +25^\circ C$, unless otherwise noted.)



Quad, Low-Voltage, SPST Analog Switches

Typical Operating Characteristics (continued)

(V+ = +5V, V- = -5V, GND = 0, TA = +25°C, unless otherwise noted.)



Pin Description

PIN						NAME	FUNCTION
MAX4521		MAX4522		MAX4523			
TSSOP/SO	QFN	TSSOP/SO	QFN	TSSOP/SO	QFN		
1, 16, 9, 8	15, 14, 7, 6	1, 16, 9, 8	15, 14, 7, 6	1, 16, 9, 8	15, 14, 7, 6	IN1–1N4	Logic-Control Digital Input
2, 15, 10, 7	16, 13, 8, 5	2, 15, 10, 7	16, 13, 8, 5	2, 15, 10, 7	16, 13, 8, 5	COM1–COM4	Analog Switch Common* Terminals
3, 14, 11, 6	1, 12, 9, 4	—	—	—	—	NC1–NC4	Analog Switch Normally Closed Terminals
—	—	3, 14, 11, 6	1, 12, 9, 4	—	—	NO1–NO4	Analog Switch Normally Open Terminals
—	—	—	—	3, 6	1, 4	NO1, NO4	Analog Switch Normally Open Terminals
—	—	—	—	14, 11	12, 9	NC2, NC3	Analog Switch Normally Closed Terminals
4	2	4	2	4	2	V-	Negative Analog Supply-Voltage Input. Connect to GND for single supply operation.
5	3	5	3	5	3	GND	Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to V+ and V-.)
12	10	12	10	12	10	N.C.	No Connection. Not internally connected.
13	11	13	11	13	11	V+	Positive Analog and Digital Supply-Voltage Input. Internally connected to substrate.
—	EP	—	EP	—	EP	EP	Exposed Pad. Connect EP to V+.

*NO₋ (or NC₋) and COM₋ pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in either direction.

Quad, Low-Voltage, SPST Analog Switches

Applications Information

Power-Supply Considerations

Overview

The MAX4521/MAX4522/MAX4523 construction is typical of most CMOS analog switches. They have three supply pins: V+, V-, and GND. V+ and V- are used to drive the internal CMOS switches, and they set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog-signal pin and both V+ and V-. If any analog signal exceeds V+ or V-, one of these diodes conducts. During normal operation these reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-.

Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages from the signal path to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains how both sides of a given switch can show leakage currents of the same or opposite polarity.

There is no connection between the analog-signal paths and GND. The analog-signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled, and their gates driven out of phase to V+ and V- by the logic-level translators.

V+ and GND power the internal logic and logic-level translators, and set the input logic thresholds. The logic-level translators convert the logic levels to switched V+ and V- signals to drive the gates of the analog switches. This drive signal is the only connection between the logic supplies and the analog supplies. V+ and V- have ESD-protection diodes to GND. The logic-level inputs and output have ESD protection to V+ and to GND.

Increasing V- has no effect on the logic-level thresholds, but it does increase the drive to the P-channel switches, reducing their on-resistance. V- also sets the negative limit of the analog-signal voltage.

The logic-level thresholds are CMOS/TTL compatible when V+ = +5V. The threshold increases slightly as V+ is raised, and when V+ reaches +12V, the level threshold is about 3.1V. This is above the TTL output high-level minimum of 2.8V, but still compatible with CMOS outputs.

Bipolar Supplies

The MAX4521/MAX4522/MAX4523 operate with bipolar supplies between $\pm 2\text{V}$ and $\pm 6\text{V}$. The V+ and V- supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 13.0V. **Do not connect the MAX4521/MAX4522/MAX4523 V+ to +3V, and then connect the logic-level-input pins to TTL logic-level signals. TTL logic-level outputs in excess of the absolute maximum ratings can damage the part and/or external circuits.**

Caution: The absolute maximum V+ to V- differential voltage is 13.0V. Typical $\pm 6\text{V}$ or 12V supplies with $\pm 10\%$ tolerances can be as high as 13.2V. This voltage can damage the MAX4521/MAX4522/MAX4523. Even $\pm 5\%$ tolerance supplies may have overshoot or noise spikes that exceed 13.0V.

Single Supply

The MAX4521/MAX4522/MAX4523 operate from a single supply between +2V and +12V when V- is connected to GND. All of the bipolar precautions must be observed.

High-Frequency Performance

In 50Ω systems, signal response is reasonably flat up to 50MHz (see *Typical Operating Characteristics*). Above 20MHz, the on-response has several minor peaks that are highly layout dependent. The problem with high-frequency operation is not turning the switch on, but turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10MHz, off-isolation is about -52dB in 50Ω systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedances also make off-isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket, and is due entirely to capacitive coupling.

Quad, Low-Voltage, SPST Analog Switches

Test Circuits/Timing Diagrams

MAX4521/MAX4522/MAX4523




Figure 1. Switching Time




Figure 2. Break-Before-Make Interval (MAX4523 only)




Figure 3. Charge Injection

Quad, Low-Voltage, SPST Analog Switches

Test Circuits/Timing Diagrams (continued)




Figure 4. Off-Isolation




Figure 6. Channel Off-Capacitance




Figure 5. Crosstalk




Figure 7. Channel On-Capacitance

Quad, Low-Voltage, SPST Analog Switches

Ordering Information (continued)


PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX4521EPE	-40°C to +85°C	16 Plastic DIP	P16-1
MAX4521ESE	-40°C to +85°C	16 Narrow SO	S16-2
MAX4521EEE	-40°C to +85°C	16 QSOP	E16-4
MAX4521EUE	-40°C to +85°C	16 TSSOP	U16-2
MAX4521EGE	-40°C to +85°C	16 QFN-EP**	G1644-1
MAX4521MJE	-55°C to +125°C	16 CERDIP***	J16-3
MAX4522CPE	0°C to +70°C	16 Plastic DIP	P16-1
MAX4522CSE	0°C to +70°C	16 Narrow SO	S16-2
MAX4522CEE	0°C to +70°C	16 QSOP	E16-4
MAX4522CUE	0°C to +70°C	16 TSSOP	U16-2
MAX4522CGE	0°C to +70°C	16 QFN-EP**	G1644-1
MAX4522C/D	0°C to +70°C	Dice*	—
MAX4522EPE	-40°C to +85°C	16 Plastic DIP	P16-1
MAX4522ESE	-40°C to +85°C	16 Narrow SO	S16-2
MAX4522EEE	-40°C to +85°C	16 QSOP	E16-4
MAX4522EUE	-40°C to +85°C	16 TSSOP	U16-2
MAX4522EGE	-40°C to +85°C	16 QFN-EP**	G1644-1
MAX4522MJE	-55°C to +125°C	16 CERDIP***	J16-3
MAX4523CPE	0°C to +70°C	16 Plastic DIP	P16-1
MAX4523CSE	0°C to +70°C	16 Narrow SO	S16-2
MAX4523CEE	0°C to +70°C	16 QSOP	E16-4
MAX4523CUE	0°C to +70°C	16 TSSOP	U16-2
MAX4523CGE	0°C to +70°C	16 QFN-EP**	G1644-1
MAX4523C/D	0°C to +70°C	Dice*	—
MAX4523EPE	-40°C to +85°C	16 Plastic DIP	P16-1
MAX4523ESE	-40°C to +85°C	16 Narrow SO	S16-2
MAX4523EEE	-40°C to +85°C	16 QSOP	E16-4
MAX4523EUE	-40°C to +85°C	16 TSSOP	U16-2
MAX4523EGE	-40°C to +85°C	16 QFN-EP**	G1644-1
MAX4523MJE	-55°C to +125°C	16 CERDIP***	J16-3

*Contact factory for dice specifications.

**EP = Exposed pad.

***Contact factory for availability.

Chip Topography




MAX4521		MAX4522		MAX4523	
PIN	NAME	PIN	NAME	PIN	NAME
A	NC1	A	N01	A	N01
B	NC4	B	N04	B	N04
C	NC3	C	N03	C	NC3
D	NC2	D	N02	D	NC2

SUBSTRATE CONNECTED TO V+

MAX4521/MAX4522/MAX4523

Quad, Low-Voltage, SPST Analog Switches

Pin Configurations





*EP = Exposed Pad, connect EP to V+

Quad, Low-Voltage, SPST Analog Switches

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Quad, Low-Voltage, SPST Analog Switches

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



12,16,20, 24L QFNLEPS

NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM).
2. DIMENSIONING & TOLERANCES CONFORM MUST TO ASME Y14.5M. - 1994.
3. N IS THE NUMBER OF TERMINALS.
4. Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
5. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
6. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
7. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
8. ALL DIMENSIONS ARE IN MILLIMETERS.
9. PACKAGE WARPAGE MAX 0.05mm.
10. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
11. MEETS JEDEC MO220; EXCEPT DIMENSION "b".
12. THIS PACKAGE OUTLINE APPLIES TO PUNCHED QFN (STEPPED SIDES).

	COMMON DIMENSIONS			N _x E _y
	MIN.	NOM.	MAX.	
A	0.80	0.90	1.00	
A1	0.00	0.01	0.05	
A2	0.00	0.65	0.80	
A3	0.20 REF.			
D	4.00 BSC			
D1	3.75 BSC			
F	4.00 BSC			
E1	3.75 BSC			
θ	0°	-	12°	
P	0.24	0.42	0.60	

PITCH VARIATION A				PITCH VARIATION B				PITCH VARIATION C				PITCH VARIATION D			
MIN.	NOM.	MAX.		MIN.	NOM.	MAX.		MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
0.80 BSC				0.65 BSC				0.50 BSC				0.50 BSC			
N	12			N	16			N	20			N	24		
Nd	3			Nd	4			Nd	5			Nd	6		
Ne	3			Ne	4			Ne	5			Ne	6		
L	0.50	0.60	0.75	L	0.50	0.60	0.75	L	0.50	0.60	0.75	L	0.30	0.40	0.50
b	0.28	0.33	0.40	b	0.23	0.28	0.35	b	0.18	0.23	0.30	b	0.18	0.23	0.30


EXPOSED PAD VARIATION						
PKG. CODE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
G1244-2	1.95	2.10	2.25	1.95	2.10	2.25
G1644-1	1.95	2.10	2.25	1.95	2.10	2.25
G2044-3	1.95	2.10	2.25	1.95	2.10	2.25
G2044-4	1.95	1.70	1.85	1.95	1.70	1.85
G2444-1	1.95	2.10	2.25	1.95	2.10	2.25

 DALLAS SEMICONDUCTOR			
PROPRIETARY INFORMATION			
TITLE PACKAGE OUTLINE 12,16,20,24L QFN, 4x4x0.90 MM			
APPROVAL	DOCUMENT CONTROL NO. 21-0106	REV. E	2/2

Quad, Low-Voltage, SPST Analog Switches

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Revision History

Pages changed at Rev 6: 1, 7, 11, 12, 15

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

15 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600**

© 2007 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products, Inc.