

# NCN2612B

## 6-Channel Differential 1:2 Switch for PCIe 2.0 and Display Port 1.1

The NCN2612B is a 6-Channel differential SPDT switch designed to route PCI Express Gen2 and/or DisplayPort 1.1a signals. Due to the ultra-low ON-state capacitance (2.1 pF typ) and resistance (8  $\Omega$  typ), this switch is ideal for switching high frequency signals up to a signal bit rate (BR) of 5 Gbps. This switch pinout is designed to be used in BTX form factor desktop PCs and is available in a space-saving 5x11x0.75 mm WQFN56 package. The NCN2612B uses 80% less quiescent power than other comparable PCIe switches.

### Features

- BTX Pinout
- $V_{DD}$  Power Supply from 3 V to 3.6 V
- Low Supply Current: 250  $\mu$ A typ
- 6 Differential Channels, 2:1 MUX/DEMUX
- Compatible with Display Port 1.1a & PCIe 2.0
- Data Rate: Supports 5 Gbps
- Low  $R_{ON}$  Resistance: 8  $\Omega$  typ
- Low  $C_{ON}$  Capacitance: 2.1 pF
- Space Saving, Small WQFN-56 Package
- This is a Pb-Free Device

### Typical Applications


- Notebook Computers
- Desktop Computers
- Server/Storage Networks




ON Semiconductor®

<http://onsemi.com>

### MARKING DIAGRAM



WQFN56  
CASE 510AK



A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
G = Pb-Free Package

### ORDERING INFORMATION

| Device        | Package          | Shipping†          |
|---------------|------------------|--------------------|
| NCN2612BMTTWG | WQFN56 (Pb-Free) | 2000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Application Schematic

# NCN2612B




Figure 2. NCN2612B Block Diagram


TRUTH TABLE (SEL Control)

| Function                                   | SEL |
|--------------------------------------------|-----|
| PCI Express Gen2 Path is Active (Tx, Rx)   | L   |
| Digital Video Port is Active (D, HPD, AUX) | H   |

TRUTH TABLE (Latch Control)

| LE | Internal Mux Select       |
|----|---------------------------|
| L  | Respond to Changes on SEL |
| H  | Latched                   |

# NCN2612B



**Figure 3. Pinout  
(Top View)**

**PIN FUNCTION AND DESCRIPTION**

| Pin                                       | Name       | Description                                                                                                                                                                                                                 |
|-------------------------------------------|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6, 17, 22, 27, 34, 50, 55                 | VDD        | DC Supply, 3.3 V $\pm$ 10%                                                                                                                                                                                                  |
| 1, 11, 16, 20, 21, 28, 29, 35, 48, 49, 56 | GND        | Power Ground.                                                                                                                                                                                                               |
| Exposed Pad                               | –          | The exposed pad on the backside of package is internally connected to Gnd. Externally the exposed pad should also be user-connected to GND.                                                                                 |
| 2                                         | SEL        | SEL controls the mux through a flow-through latch. Do not float this pin.<br>SEL = 0 for PCIE Mode; SEL = 1 for DP Mode                                                                                                     |
| 3                                         | LE         | LE controls the latch gate. Do not float this pin.                                                                                                                                                                          |
| 4                                         | IN_0+      | Differential input from GMCH PCIE outputs. IN_0+ makes a differential pair with IN_0–.                                                                                                                                      |
| 5                                         | IN_0–      | Differential input from GMCH PCIE outputs. IN_0– makes a differential pair with IN_0+.                                                                                                                                      |
| 7                                         | IN_1+      | Differential input from GMCH PCIE outputs. IN_1+ makes a differential pair with IN_1–.                                                                                                                                      |
| 8                                         | IN_1–      | Differential input from GMCH PCIE outputs. IN_1– makes a differential pair with IN_1+.                                                                                                                                      |
| 9                                         | IN_2+      | Differential input from GMCH PCIE outputs. IN_2+ makes a differential pair with IN_2–.                                                                                                                                      |
| 10                                        | IN_2–      | Differential input from GMCH PCIE outputs. IN_2– makes a differential pair with IN_2+.                                                                                                                                      |
| 12                                        | IN_3+      | Differential input from GMCH PCIE outputs. IN_3+ makes a differential pair with IN_3–.                                                                                                                                      |
| 13                                        | IN_3–      | Differential input from GMCH PCIE outputs. IN_3– makes a differential pair with IN_3+.                                                                                                                                      |
| 14                                        | OUT+       | Pass-through output from AUX+ input when SEL = 1. Pass-through output from Rx0+ input when SEL = 0.                                                                                                                         |
| 15                                        | OUT–       | Pass-through output from AUX– input when SEL = 1. Pass-through output from Rx0– input when SEL = 0.                                                                                                                         |
| 18                                        | X+         | X+ is an analog pass-through output corresponding to Rx1+.                                                                                                                                                                  |
| 19                                        | X–         | X– is an analog pass-through output corresponding to the Rx1– input. The path from Rx1– to X– must be matched with the path from Rx1+ to X+. X+ and X– form a differential pair when the pass-through mux mode is selected. |
| 23                                        | Rx1–       | Differential input from PCIE connector or device. Rx1– makes a differential pair with Rx1+. Rx1– is passed through to the X– pin on the path that matches the Rx1+ to X+ pin.                                               |
| 24                                        | Rx1+       | Differential input from PCIE connector or device. Rx1+ makes a differential pair with Rx1–. Rx1+ is passed through to the X+ pin when SEL = 0.                                                                              |
| 25                                        | Rx0–       | Differential input from PCIE connector or device. Rx0– makes a differential pair with Rx0+. Rx0– is passed through to the OUT– pin when SEL = 0.                                                                            |
| 26                                        | Rx0+       | Differential input from PCIE connector or device. Rx0+ makes a differential pair with Rx0–. Rx0+ is passed through to the OUT+ pin when SEL = 0.                                                                            |
| 30                                        | HPD2       | Negative low frequency HPD input handshake protocol signal (normally not connected).                                                                                                                                        |
| 31                                        | HPD1       | Positive low frequency HPD input handshake protocol signal.                                                                                                                                                                 |
| 32                                        | AUX–       | Differential input from HDMI/DP connector. AUX– makes a differential pair with AUX+. AUX– is passed through to the OUT– pin when SEL = 1.                                                                                   |
| 33                                        | AUX+       | Differential input from HDMI/DP connector. AUX+ makes a differential pair with AUX–. AUX+ is passed through to the OUT+ pin when SEL = 1.                                                                                   |
| 37, 36                                    | Tx3+, Tx3– | Analog pass-through output#2 corresponding to IN_3+ and IN_3– when SEL = 0.                                                                                                                                                 |
| 39, 38                                    | Tx2+, Tx2– | Analog pass-through output#2 corresponding to IN_2+ and IN_2– when SEL = 0.                                                                                                                                                 |
| 41, 40                                    | Tx1+, Tx1– | Analog pass-through output#2 corresponding to IN_1+ and IN_1– when SEL = 0.                                                                                                                                                 |
| 43, 42                                    | Tx0+, Tx0– | Analog pass-through output#2 corresponding to IN_0+ and IN_0– when SEL = 0.                                                                                                                                                 |
| 45, 44                                    | D3+, D3–   | Analog pass-through output#1 corresponding to IN_3+ and IN_3–, when SEL = 1.                                                                                                                                                |
| 47, 46                                    | D2+, D2–   | Analog pass-through output#1 corresponding to IN_2+ and IN_2–, when SEL = 1.                                                                                                                                                |
| 52, 51                                    | D1+, D1–   | Analog pass-through output#1 corresponding to IN_1+ and IN_1–, when SEL = 1.                                                                                                                                                |
| 54, 53                                    | D0+, D0–   | Analog pass-through output#1 corresponding to IN_0+ and IN_0–, when SEL = 1.                                                                                                                                                |

## MAXIMUM RATINGS

| Parameter                                                                      | Symbol          | Rating                 | Unit                 |
|--------------------------------------------------------------------------------|-----------------|------------------------|----------------------|
| Power Supply Voltage                                                           | $V_{DD}$        | -0.5 to 5.3            | $V_{DC}$             |
| Input/Output Voltage Range of the Switch<br>(Tx, Rx, D, HPD, AUX, IN_, OUT, X) | $V_{IS}$        | -0.5 to $V_{DD} + 0.3$ | $V_{DC}$             |
| Selection Pin Voltages (SEL and LE)                                            | $V_{IN}$        | -0.5 to $V_{DD} + 0.3$ | $V_{DC}$             |
| Continuous Current Through One Switch Channel                                  | $I_{IS}$        | $\pm 120$              | mA                   |
| Maximum Junction Temperature (Note 1)                                          | $T_J$           | 150                    | $^{\circ}\text{C}$   |
| Operating Ambient Temperature                                                  | $T_A$           | -40 to +85             | $^{\circ}\text{C}$   |
| Storage Temperature Range                                                      | $T_{stg}$       | -65 to +150            | $^{\circ}\text{C}$   |
| Thermal Resistance, Junction-to-Air (Note 2)                                   | $R_{\theta JA}$ | 37                     | $^{\circ}\text{C/W}$ |
| Latch-up Current (Note 3)                                                      | $I_{LU}$        | $\pm 100$              | mA                   |
| Human Body Model (HBM) ESD Rating (Note 4)                                     | ESD HBM         | 7000                   | V                    |
| Machine Model (MM) ESD Rating (Note 4)                                         | ESD MM          | 400                    | V                    |
| Moisture Sensitivity (Note 5)                                                  | MSL             | Level 1                | –                    |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Power dissipation must be considered to ensure maximum junction temperature ( $T_J$ ) is not exceeded.
2. This parameter is based on EIA/JEDEC 51-7 with a 4-layer PCB, 80 mm x 80 mm, two 1oz Cu material internal planes and top planes of 2oz Cu material.
3. Latch up Current Maximum Rating:  $\pm 100$  mA per JEDEC standard: JESD78.
4. This device series contains ESD protection and passes the following tests:  
Human Body Model (HBM)  $\pm 7.0$  kV per JEDEC standard: JESD22-A114 for all pins.  
Machine Model (MM)  $\pm 400$  V per JEDEC standard: JESD22-A115 for all pins.
5. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

# NCN2612B

**ELECTRICAL CHARACTERISTICS** ( $V_{DD} = +3.3V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted. All Typical values are at  $V_{DD} = +3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)

| Symbol | Characteristics | Conditions | Min | Typ | Max | Unit |
|--------|-----------------|------------|-----|-----|-----|------|
|--------|-----------------|------------|-----|-----|-----|------|

## POWER SUPPLY

|          |                      |                                              |     |     |     |         |
|----------|----------------------|----------------------------------------------|-----|-----|-----|---------|
| $V_{DD}$ | Supply Voltage Range |                                              | 3.0 | 3.3 | 3.6 | V       |
| $I_{DD}$ | Power Supply Current | $V_{DD} = 3.6V$ , $V_{IN} = GND$ or $V_{DD}$ |     | 250 | 350 | $\mu A$ |

## DATA SWITCH PERFORMANCE (for both PCIe and Display Port applications, unless otherwise noted)

|                 |                                       |                                                                                                                                                    |    |      |      |          |
|-----------------|---------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|----|------|------|----------|
| $V_{IS}$        | Data Input/Output Voltage Range       |                                                                                                                                                    | 0  |      | 1.2  | V        |
| $R_{ON}$        | On Resistance (Tx, Rx)                | $V_{DD} = 3V$ , $V_{IS} = 0V$ to $1.2V$ , $I_{IS} = 15mA$                                                                                          |    | 8.0  | 13   | $\Omega$ |
| $R_{ON}$        | On Resistance (D, HPD, AUX)           | $V_{DD} = 3V$ , $V_{IS} = 0V$ to $1.2V$ , $I_{IS} = 15mA$                                                                                          |    | 9.0  | 13   | $\Omega$ |
| $R_{ON(Flat)}$  | On Resistance Flatness                | $V_{DD} = 3V$ , $V_{IS} = 0V$ to $1.2V$ , $I_{IS} = 15mA$ (Note 6)                                                                                 |    | 0.1  | 1.24 | $\Omega$ |
| $\Delta R_{ON}$ | On Resistance Matching (Tx, Rx)       | $V_{DD} = 3V$ , $V_{IS} = 0V$ , $I_{IS} = 15mA$                                                                                                    |    | 0.35 |      | $\Omega$ |
| $\Delta R_{ON}$ | On Resistance Matching (D, HPD, AUX)  | $V_{DD} = 3V$ , $V_{IS} = 0V$ , $I_{IS} = 15mA$                                                                                                    |    | 0.35 |      | $\Omega$ |
| $C_{ON}$        | On Capacitance                        | $f = 1MHz$ , Switch On, Open Output                                                                                                                |    | 2.1  |      | pF       |
| $C_{OFF}$       | Off Capacitance                       | $f = 1MHz$ , Switch Off                                                                                                                            |    | 1.6  |      | pF       |
| $I_{ON}$        | On Leakage Current (IN_/X/OUT)        | $V_{DD} = 3.6V$ , $V_{IN} = V_X = V_{OUT} = 0V$ , $1.2V$ ; Switch On to D/HPD/AUX or Tx/Rx; outputs unconnected                                    | -1 |      | +1   | $\mu A$  |
| $I_{OFF}$       | Off Leakage Current (D/Tx/HPD/Rx/AUX) | $V_{DD} = 3.6V$ , $V_{IN} = V_X = V_{OUT} = 0V$ , $1.2V$ ; Switch Off; $V_D = V_{HPD} = V_{AUX}$ or $V_D = V_{HPD} = V_{AUX}$ set to $1.2V$ , $0V$ | -1 |      | +1   | $\mu A$  |

## CONTROL LOGIC CHARACTERISTICS (SEL and LE pins)

|          |                    |                           |    |   |          |         |
|----------|--------------------|---------------------------|----|---|----------|---------|
| $V_{IL}$ | Off voltage input  |                           | 0  |   | 0.8      | V       |
| $V_{IH}$ | High voltage input |                           | 2  |   | $V_{DD}$ | V       |
| $I_{IN}$ | Off voltage input  | $V_{IN} = 0V$ or $V_{DD}$ | -1 |   | +1       | $\mu A$ |
| $C_{IN}$ | High voltage input | $f = 1MHz$                |    | 1 |          | pF      |

## DYNAMIC CHARACTERISTICS

|           |                             |               |  |      |  |      |
|-----------|-----------------------------|---------------|--|------|--|------|
| BR        | Signal Data Rate            |               |  | 5    |  | Gbps |
| $D_{IL}$  | Differential Insertion Loss | $f = 100MHz$  |  | -0.7 |  | dB   |
|           |                             | $f = 1.35GHz$ |  | -1.3 |  |      |
|           |                             | $f = 2.5GHz$  |  | -1.9 |  |      |
|           |                             | $f = 3.0GHz$  |  | -1.9 |  |      |
| $D_{ISO}$ | Differential Off Isolation  | $f = 100MHz$  |  | -54  |  | dB   |
|           |                             | $f = 1.35GHz$ |  | -30  |  |      |
|           |                             | $f = 2.5GHz$  |  | -24  |  |      |
|           |                             | $f = 3.0GHz$  |  | -22  |  |      |
|           |                             | $f = 5.0GHz$  |  | -17  |  |      |
| $D_{CTK}$ | Differential Crosstalk      | $f = 100MHz$  |  | -50  |  | dB   |
|           |                             | $f = 1.35GHz$ |  | -32  |  |      |
|           |                             | $f = 2.5GHz$  |  | -27  |  |      |
|           |                             | $f = 3.0GHz$  |  | -25  |  |      |
|           |                             | $f = 5.0GHz$  |  | -25  |  |      |
| $D_{RL}$  | Differential Return Loss    | $f = 100MHz$  |  | -20  |  | dB   |
|           |                             | $f = 1.35GHz$ |  | -14  |  |      |
|           |                             | $f = 2.5GHz$  |  | -10  |  |      |
|           |                             | $f = 3.0GHz$  |  | -6   |  |      |

6. Guaranteed by characterization and/or design.

## NCN2612B

### SWITCHING CHARACTERISTICS ( $V_{DD} = +3.3\text{ V}$ , $T_A = 25^\circ\text{C}$ , unless otherwise specified)

| Symbol      | Characteristics         | Conditions                        | Min | Typ | Max | Unit |
|-------------|-------------------------|-----------------------------------|-----|-----|-----|------|
| $t_{b-b}$   | Bit-to-bit skew         | Within the same differential pair |     | 7   |     | ps   |
| $t_{ch-ch}$ | Channel-to-channel skew | Maximum skew between all channels |     | 55  |     | ps   |

### SELECTION PINS SWITCHING CHARACTERISTICS ( $V_{DD} = +3.3\text{ V}$ , $T_A = 25^\circ\text{C}$ , unless otherwise specified)

| Symbol             | Characteristics             | Conditions                                                                             | Min | Typ | Max | Unit |
|--------------------|-----------------------------|----------------------------------------------------------------------------------------|-----|-----|-----|------|
| $T_{SELO\text{N}}$ | SEL to Switch turn ON time  | $V_{IS} = 1\text{ V}$ , $R_L = 50\ \Omega$ , $V_{LE} = V_{DD}$ , $C_L = 100\text{ pF}$ |     | 9.5 |     | ns   |
| $T_{SELO\text{F}}$ | SEL to Switch turn OFF time | $V_{IS} = 1\text{ V}$ , $R_L = 50\ \Omega$ , $V_{LE} = V_{DD}$ , $C_L = 100\text{ pF}$ |     | 5   |     | ns   |
| $T_{SE\text{T}}$   | LE setup time SEL to LE     | $V_{IS} = 1\text{ V}$ , $R_L = 50\ \Omega$ , $V_{LE} = V_{DD}$ , $C_L = 100\text{ pF}$ |     | 1   |     | ns   |
| $T_{SE\text{H}}$   | LE hold time LE to SEL      | $V_{IS} = 1\text{ V}$ , $R_L = 50\ \Omega$ , $V_{LE} = V_{DD}$ , $C_L = 100\text{ pF}$ |     | 1   |     | ns   |

TYPICAL OPERATING CHARACTERISTICS




Figure 4. Eye Diagram for PCI Express at 5 Gbps, 800 mVpp Differential Swing (Minimum Case)




Figure 5. Eye Diagram for DisplayPort at 2.7 Gbps, 340 mVpp Differential Swing (Minimum Case)




Figure 6. Differential Crosstalk




Figure 7. Differential Off Isolation




Figure 8. Differential Return Loss






Figure 9. RON vs. VIS




# PARAMETER MEASUREMENT INFORMATION




**Figure 10. Differential Insertion Loss ( $S_{DD21}$ ) and Differential Return Loss ( $S_{DD11}$ )**




**Figure 11. Differential Off Isolation ( $S_{DD21}$ )**





**Figure 12. Differential Crosstalk ( $S_{DD21}$ )**




**Figure 13. Bit-to-Bit and Channel-to-Channel Skew**



**Figure 14.  $t_{ON}$  and  $t_{OFF}$**




**Figure 15. Off State Leakage**



**Figure 16. On State Leakage**

# PACKAGE DIMENSIONS

## WQFN56 5x11, 0.5P CASE 510AK-01 ISSUE A




### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSIONS: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| MILLIMETERS |       |      |
|-------------|-------|------|
| DIM         | MIN   | MAX  |
| A           | 0.70  | 0.80 |
| A1          | ---   | 0.05 |
| A3          | 0.20  | REF  |
| b           | 0.20  | 0.30 |
| D           | 5.00  | BSC  |
| D2          | 2.30  | 2.50 |
| E           | 11.00 | BSC  |
| E2          | 8.30  | 8.50 |
| e           | 0.50  | BSC  |
| K           | 0.20  | MIN  |
| L           | 0.30  | 0.50 |
| L1          | ---   | 0.15 |

### RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative