


# N-channel 100 V, 0.020 $\Omega$ typ., 10 A, STripFET™ VII DeepGATE™ Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet – preliminary data



**Figure 1. Internal schematic diagram**



## Features

| Order code | V <sub>DS</sub> | R <sub>DS(on)</sub> max | I <sub>D</sub> | P <sub>TOT</sub>   |
|------------|-----------------|-------------------------|----------------|--------------------|
| STL40N10F7 | 100 V           | 0.024 $\Omega$          | 20 A           | 5 W <sup>(1)</sup> |

1. The value is rated according R<sub>thj-pcb</sub>

- Ultra low on-resistance
- 100% avalanche tested

## Applications

- Switching applications

## Description

This device is an N-channel Power MOSFET developed using the 7<sup>th</sup> generation of STripFET™ DeepGATE™ technology, with a new gate structure. The resulting Power MOSFET exhibits the lowest R<sub>DS(on)</sub> in all packages.

**Table 1. Device summary**

| Order code | Marking | Package        | Packaging     |
|------------|---------|----------------|---------------|
| STL40N10F7 | 40N10F7 | PowerFLAT™ 5x6 | Tape and reel |

Contents

1      **Electrical ratings . . . . . 3**

2      **Electrical characteristics . . . . . 4**

3      **Test circuits . . . . . 6**

4      **Package mechanical data . . . . . 7**

5      **Packaging mechanical data . . . . . 11**

6      **Revision history . . . . . 13**



# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

| Symbol             | Parameter                                                          | Value      | Unit             |
|--------------------|--------------------------------------------------------------------|------------|------------------|
| $V_{DS}$           | Drain-source voltage                                               | 100        | V                |
| $V_{GS}$           | Gate-source voltage                                                | $\pm 20$   | V                |
| $I_D^{(1)}$        | Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$     | 40         | A                |
| $I_D^{(1)}$        | Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$    | 28         | A                |
| $I_D^{(2)}$        | Drain current (continuous) at $T_{pcb} = 25\text{ }^\circ\text{C}$ | 10         | A                |
| $I_D^{(2)}$        | Drain current (continuous) at $T_{pcb}=100\text{ }^\circ\text{C}$  | 7          | A                |
| $I_{DM}^{(2)(3)}$  | Drain current (pulsed)                                             | 40         | A                |
| $P_{TOT}^{(1)}$    | Total dissipation at $T_C = 25\text{ }^\circ\text{C}$              | 70         | W                |
| $P_{TOT}^{(2)}$    | Total dissipation at $T_{pcb} = 25\text{ }^\circ\text{C}$          | 5          | W                |
| $T_J$<br>$T_{stg}$ | Operating junction temperature<br>Storage temperature              | -55 to 175 | $^\circ\text{C}$ |

1. This value is rated according to  $R_{thj-c}$ .
2. This value is rated according to  $R_{thj-pcb}$ .
3. Pulse width limited by safe operating area.

**Table 3. Thermal data**

| Symbol              | Parameter                            | Value | Unit               |
|---------------------|--------------------------------------|-------|--------------------|
| $R_{thj-case}$      | Thermal resistance junction-case max | 2.08  | $^\circ\text{C/W}$ |
| $R_{thj-pcb}^{(1)}$ | Thermal resistance junction-pcb      | 31    | $^\circ\text{C/W}$ |

1. When mounted on FR-4 board of 1 inch<sup>2</sup>, 2oz Cu, t < 10 sec

## 2 Electrical characteristics

( $T_C = 25\text{ °C}$  unless otherwise specified)

**Table 4. On /off states**

| Symbol        | Parameter                         | Test conditions                                          | Min. | Typ. | Max.  | Unit          |
|---------------|-----------------------------------|----------------------------------------------------------|------|------|-------|---------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage    | $V_{GS} = 0, I_D = 250\text{ }\mu\text{A}$               | 100  |      |       | V             |
| $I_{DSS}$     | Zero gate voltage drain current   | $V_{GS} = 0, V_{DS} = 100\text{ V}$                      |      |      | 10    | $\mu\text{A}$ |
|               |                                   | $V_{GS} = 0, V_{DS} = 100\text{ V}, T_C = 125\text{ °C}$ |      |      | 100   | $\mu\text{A}$ |
| $I_{GSS}$     | Gate-body leakage current         | $V_{DS} = 0, V_{GS} = +20\text{ V}$                      |      |      | 100   | nA            |
| $V_{GS(th)}$  | Gate threshold voltage            | $V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$          | 2    |      | 4     | V             |
| $R_{DS(on)}$  | Static drain-source on-resistance | $V_{GS} = 10\text{ V}, I_D = 10\text{ A}$                |      | 0.02 | 0.024 | $\Omega$      |

**Table 5. Dynamic**

| Symbol    | Parameter                    | Test conditions                                                                                    | Min. | Typ. | Max. | Unit |
|-----------|------------------------------|----------------------------------------------------------------------------------------------------|------|------|------|------|
| $C_{iss}$ | Input capacitance            | $V_{DS} = 50\text{ V}, f = 1\text{ MHz}, V_{GS} = 0$                                               | -    | 1320 | -    | pF   |
| $C_{oss}$ | Output capacitance           |                                                                                                    | -    | 230  | -    | pF   |
| $C_{rss}$ | Reverse transfer capacitance |                                                                                                    | -    | 8    | -    | pF   |
| $Q_g$     | Total gate charge            | $V_{DD} = 50\text{ V}, I_D = 20\text{ A}, V_{GS} = 10\text{ V}$<br>(see <a href="#">Figure 3</a> ) | -    | 14   | -    | nC   |
| $Q_{gs}$  | Gate-source charge           |                                                                                                    | -    | TBD  | -    | nC   |
| $Q_{gd}$  | Gate-drain charge            |                                                                                                    | -    | TBD  | -    | nC   |

**Table 6. Switching times**

| Symbol       | Parameter           | Test conditions                                                                                                             | Min. | Typ. | Max. | Unit |
|--------------|---------------------|-----------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| $t_{d(on)}$  | Turn-on delay time  | $V_{DD} = 50\text{ V}, I_D = 10\text{ A}, R_G = 4.7\text{ }\Omega, V_{GS} = 10\text{ V}$<br>(see <a href="#">Figure 2</a> ) | -    | TBD  | -    | ns   |
| $t_r$        | Rise time           |                                                                                                                             | -    | TBD  | -    | ns   |
| $t_{d(off)}$ | Turn-off delay time |                                                                                                                             | -    | TBD  | -    | ns   |
| $t_f$        | Fall time           |                                                                                                                             | -    | TBD  | -    | ns   |

Table 7. Source drain diode

| Symbol          | Parameter                     | Test conditions                                                                                                           | Min. | Typ. | Max. | Unit |
|-----------------|-------------------------------|---------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| $I_{SD}$        | Source-drain current          |                                                                                                                           | -    | -    | 20   | A    |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) |                                                                                                                           | -    | -    | 80   | A    |
| $V_{SD}^{(2)}$  | Forward on voltage            | $I_{SD} = 20\text{ A}$ , $V_{GS} = 0$                                                                                     | -    | -    |      | V    |
| $t_{rr}$        | Reverse recovery time         | $I_{SD} = 20\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$<br>$V_{DD} = 80\text{ V}$ , $T_J = 150\text{ }^\circ\text{C}$ | -    | -    |      | ns   |
| $Q_{rr}$        | Reverse recovery charge       |                                                                                                                           | -    | -    |      | nC   |
| $I_{RRM}$       | Reverse recovery current      |                                                                                                                           | -    | -    |      | A    |

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

Table 8. PowerFLAT 5x6 type S-R mechanical data

| Dim. | mm    |      |       |
|------|-------|------|-------|
|      | Min.  | Typ. | Max.  |
| A    | 0.80  |      | 1.00  |
| A1   | 0.02  |      | 0.05  |
| A2   |       | 0.25 |       |
| b    | 0.30  |      | 0.50  |
| D    | 5.00  | 5.20 | 5.40  |
| E    | 5.95  | 6.15 | 6.35  |
| D2   | 4.11  |      | 4.31  |
| E2   | 3.50  |      | 3.70  |
| e    |       | 1.27 |       |
| L    | 0.60  |      | 0.80  |
| K    | 1.275 |      | 1.575 |

Figure 8. PowerFLAT 5x6 type S-R drawing





Figure 9. Recommended footprint



# 5 Packaging mechanical data

Figure 10. PowerFLAT™ 5x6 tape<sup>(a)</sup>






Figure 11. PowerFLAT™ 5x6 package orientation in carrier tape



a. All dimensions are in millimeters.

Figure 12. PowerFLAT™ 5x6 reel



## 6 Revision history

**Table 9. Document revision history**

| Date        | Revision | Changes        |
|-------------|----------|----------------|
| 20-May-2013 | 1        | First release. |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)