





This device is intended for microphone input stages optimised for low source impedances ($500\Omega - 1k\Omega$), typical of low Rbb bipolar transistors and operational amplifiers such as the LT1028. It can also be used for line level inputs when used in current mode active input circuits.



Turns ratio	1:2 tapped at 0.50		
Weight	19g		
Optimum secondary load (2 pole)	22k//1n0 series 12k0		
	Min.	Typ.	Max.
Primary DC resistance (pins 2 - 4)		37 Ω	
Secondary DC resistance (pins 6 - 8)		172 Ω	
LF -3dB point		5Hz	10Hz
HF -3dB point *	100kHz	120kHz	
30Hz max level (3% THD)	+0dBu	+1dBu	
THD (-10dBu, 1kHz)		0.003%	0.006%
CMRR (10kHz)	60dB	70dB	
CMRR (50Hz)		110dB	

Tolerance on all hole positions +/-0.2mm
 Pin diameter = 0.71mm
 Pins 9 and 10 have no connection
 Pin 3 is removed for orientation.

* With optimum secondary termination, screens (pins 5 and 1) grounded.
 Unused pins should be left floating with minimal pad size for best performance.



Walters OEP Ltd.
 Unit 5, Oxonian Park, Langford Locks,
 Kidlington, Oxfordshire. OX5 1FP
 Tel: (01865) 855085 Fax: (01865) 855075
 Website: www.oep.co.uk

DESCRIPTION	ISSUE	DATE	DRAWN	CHECKED	DRAWING NUMBER
Specification for Z21805E	1	10/05/06	CS		Z21805E
	2	31/07/06	CS		
	3	11/12/08	CS		
Scale: nts	All dimensions in mm unless stated otherwise				