

FEATURES

Low offset voltage

B grade: 0.4 mV maximum (ADA4610-2 only)

A grade: 1 mV maximum

Low offset voltage drift

B grade: 4 $\mu\text{V}/^\circ\text{C}$ maximum (ADA4610-2 only)

A grade: 8 $\mu\text{V}/^\circ\text{C}$ maximum

Low input bias current: 5 pA typical

Dual-supply operation: $\pm 5\text{ V}$ to $\pm 15\text{ V}$

Low voltage noise: 0.45 μV p-p at 0.1 Hz to 10 Hz

Voltage noise density: 7.3 nV/ $\sqrt{\text{Hz}}$ at $f = 1\text{ kHz}$

Low distortion (THD + noise): 0.00006%

No phase reversal

Rail-to-rail output

Unity-gain stable

APPLICATIONS

Instrumentation

Medical instruments

Multipole filters

Precision current measurement

Photodiode amplifiers

Sensors

Audio


GENERAL DESCRIPTION

The ADA4610-2/ADA4610-4 are precision JFET amplifiers that feature low input noise voltage, current noise, offset voltage, input bias current, and rail-to-rail output. The ADA4610-2/ADA4610-4 are dual and quad amplifiers, respectively.

The combination of low offset, noise, and very low input bias current makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurements using shunts. With excellent dc precision, low noise, and fast settling time, the ADA4610-2/ADA4610-4 provide superior accuracy in medical instruments, electronic measurement, and automated test equipment. Unlike many competitive amplifiers, the ADA4610-2/ADA4610-4 maintain fast settling performance with substantial capacitive loads. Unlike many older JFET amplifiers, the ADA4610-2/ADA4610-4 do not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

The fast slew rate and great stability with capacitive loads make the ADA4610-2/ADA4610-4 perfect fits for high performance filters. Low input bias currents, low offset, and low noise result

PIN CONFIGURATIONS



NOTES
1. THE EXPOSED PAD MUST BE CONNECTED TO V-.

Figure 1. ADA4610-2, 8-Lead LFCSP (CP Suffix)




Figure 2. ADA4610-2, 8-Lead SOIC_N (R Suffix) and 8-Lead MSOP (RM Suffix)




Figure 3. ADA4610-4, 14-Lead SOIC_N (R Suffix)

in a wide dynamic range for photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make the ADA4610-2/ADA4610-4 great choices for audio applications.

The ADA4610-2/ADA4610-4 are specified over the -40°C to $+125^\circ\text{C}$ extended industrial temperature range.

The ADA4610-2 is available in 8-lead narrow SOIC, 8-lead MSOP, and 8-lead LFCSP packages. The ADA4610-4 is available in a 14-lead narrow SOIC package.

Table 1. Related Precision JFET Operational Amplifiers

Single	Dual	Quad
AD8510	AD8512	AD8513
AD8610	AD8620	N/A ¹
AD820	AD822	AD824
ADA4627-1/ADA4637-1	N/A ¹	N/A ¹
N/A ¹	ADA4001-2	N/A ¹

¹ N/A = not available in this device family.

TABLE OF CONTENTS

Features	1
Applications	1
Pin Configurations	1
General Description	1
Revision History	2
Specifications	3
Electrical Characteristics	4
Absolute Maximum Ratings	6
Thermal Resistance	6
ESD Caution	6
Pin Configurations and Function Descriptions	7

REVISION HISTORY

5/14—Rev. B to Rev. C

Added ADA4610-4	Universal
Added 14-Lead SOIC	Universal
Added Voltage Noise Density to Features Section, Figure 3, and Table 1; Renumbered Sequentially	1
Changes to Table 2	3
Changes to Table 3	4
Changes to Table 4	6
Added Pin Configurations and Function Descriptions Section, Figure 4 to Figure 6, Table 6, and Table 7	7
Changes to Typical Performance Characteristics Section	8
Added Functional Description Section	17
Added Input Overvoltage Protection Section, Peak Detector Section, I to V Conversion Applications Section, and Photodiode Circuits Section	18
Change to Figure 56	18
Added Figure 62, Outline Dimensions	20
Changes to Ordering Guide	20

8/12—Rev. A to Rev. B

Changes to Figure 9	8
---------------------------	---

Typical Performance Characteristics	9
Comparative Voltage and Variable Voltage Graphs	15
Functional Description	18
Applications Information	19
Input Overvoltage Protection	19
Peak Detector	19
I to V Conversion Applications	19
Comparator Operation	20
Outline Dimensions	21
Ordering Guide	22

5/12—Rev. 0 to Rev. A

Changes to Data Sheet Title and General Description Section ...	1
Changed Input Impedance Parameter, Differential to Input Capacitance Parameter, and Differential Parameter, Table 1	3
Added Input Resistance in Table 1	3
Changed Input Impedance, Differential Parameter to Input Capacitance, Differential Parameter, Table 2	4
Added Input Resistance Parameter, Table 2	4
Added Figure 9, Figure 10, and Figure 14; Renumbered Sequentially	8
Added Figure 15	9
Updated Outline Dimensions	16
Changes to Ordering Guide	17

12/11—Revision 0: Initial Version

SPECIFICATIONS

$V_{SY} = \pm 5\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}					
B Grade (ADA4610-2 Only)				0.2	0.4	mV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			0.8	mV
A Grade		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.4	1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$				1.8	mV
B Grade ¹ (ADA4610-2 Only)				0.5	4	$\mu\text{V}/^\circ\text{C}$
A Grade ¹				1	8	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B			5	25	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			1.5	nA
Input Offset Current	I_{OS}			2	20	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			0.25	nA
Input Voltage Range			-2.5		+2.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -2.5\text{ V to }+2.5\text{ V}$	94	110		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	86			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_{OUT} = -3.5\text{ V to }+3.5\text{ V}$				
ADA4610-2			98	100		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	86			dB
ADA4610-4			96	98		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	84			dB
Input Capacitance		$V_{CM} = 0\text{ V}$				
Differential				3.1		pF
Common-Mode				4.8		pF
Input Resistance		$V_{CM} = 0\text{ V}$		$>10^{13}$		Ω
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 2\text{ k}\Omega$	4.85	4.90		V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.60			V
		$R_L = 600\text{ }\Omega$	4.60	4.89		V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.05			V
Output Voltage Low	V_{OL}	$R_L = 2\text{ k}\Omega$		-4.95	-4.90	V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-4.75	V
		$R_L = 600\text{ }\Omega$		-4.90	-4.80	V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-4.40	V
Short-Circuit Current	I_{SC}			± 63		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 4.5\text{ V to } \pm 18\text{ V}$	106	125		dB
ADA4610-2			103			dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	104	117		dB
ADA4610-4			100			dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$				dB
Supply Current per Amplifier	I_{SY}	$I_{OUT} = 0\text{ mA}$		1.50	1.70	mA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			1.85	mA

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE						
Slew Rate	$\pm SR$	$R_L = 2\text{ k}\Omega$, $A_V = +1$	$\pm 15^1$	+21/−46		V/ μs
Gain Bandwidth Product	GBP	$V_{IN} = 5\text{ mV p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = +100$		15.4		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 5\text{ mV p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = +1$		9.3		MHz
Phase Margin	ϕ_M			61		Degrees
−3 dB Closed-Loop Bandwidth	−3 dB	$A_V = +1$, $V_{IN} = 5\text{ mV p-p}$		10.6		MHz
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $V_{IN} = 1\text{ V rms}$		0.00025		%
NOISE PERFORMANCE						
Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz		0.45		$\mu V\text{ p-p}$
Voltage Noise Density	e_n	$f = 10\text{ Hz}$		14		nV/ $\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$		8.20		nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		7.30		nV/ $\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		7.30		nV/ $\sqrt{\text{Hz}}$

¹ Guaranteed by design and characterization.

ELECTRICAL CHARACTERISTICS

$V_{SY} = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}					
B Grade (ADA4610-2 Only)		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	0.4	mV
A Grade		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.4	1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$					
B Grade (ADA4610-2 Only) ¹				0.5	4	$\mu V/^\circ\text{C}$
A Grade ¹				1	8	$\mu V/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		5	25	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		2	20	pA
Input Voltage Range			−12.5		+12.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -12.5\text{ V to } +12.5\text{ V}$	100	115		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	96			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_{OUT} = \pm 13.5\text{ V}$				
ADA4610-2		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	104	107		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	91			dB
ADA4610-4		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	102	104		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	86			dB
Input Capacitance		$V_{CM} = 0\text{ V}$				
Differential				3.1		pF
Common-Mode				4.8		pF
Input Resistance		$V_{CM} = 0\text{ V}$		$> 10^{13}$		Ω
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 2\text{ k}\Omega$	14.80	14.90		V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	14.65			V
		$R_L = 600\text{ }\Omega$	14.25	14.47		V
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	13.35			V

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Output Voltage Low	V_{OL}	$R_L = 2\text{ k}\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ $R_L = 600\text{ }\Omega$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-14.90 -14.68	-14.85 -14.75 -14.60 -14.30	V V V V
Short-Circuit Current	I_{SC}			± 79		mA
POWER SUPPLY						
Power Supply Rejection Ratio ADA4610-2 ADA4610-4	PSRR	$V_{SY} = \pm 4.5\text{ V to } \pm 18\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	106 103 104 100	125 117		dB dB dB dB
Supply Current per Amplifier	I_{SY}	$I_{OUT} = 0\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.60	1.85 2.0	mA mA
DYNAMIC PERFORMANCE						
Slew Rate	$\pm SR$	$R_L = 2\text{ k}\Omega$, $A_V = +1$	$\pm 17^1$	+25/-61		V/ μs
Gain Bandwidth Product	GBP	$V_{IN} = 5\text{ mV p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = +100$		16.3		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 5\text{ mV p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = +1$		9.3		MHz
Phase Margin	ϕ_M			66		Degrees
-3 dB Closed-Loop Bandwidth	-3 dB	$A_V = +1$, $V_{IN} = 5\text{ mV p-p}$		9.5		MHz
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $V_{IN} = 5\text{ V rms}$		0.00006		%
NOISE PERFORMANCE						
Peak-to-Peak Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz bandwidth		0.45		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 10\text{ Hz}$ $f = 100\text{ Hz}$ $f = 1\text{ kHz}$ $f = 10\text{ kHz}$		14 8.50 7.30 7.30		nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$

¹ Guaranteed by design and characterization.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Input Voltage	$\pm V_s$
Input Current ¹	$\pm 10\text{ mA}$
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Operating Temperature Range	-40°C to $+125^{\circ}\text{C}$
Junction Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec)	300°C
Electrostatic Discharge (Human Body Model) ²	2500 V
Field Induced Charge Device Model (FICDM) ³	1250 V

¹ The input pins have clamp diodes connected to the power supply pins. Limit the input current to 10 mA or less whenever input signals exceed the power supply rail by 0.3 V.

² ESDA/JEDEC JS-001-2011 applicable standard.

³ JESD22-C101 (ESD FICDM standard of JEDEC) applicable standard.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 5. Thermal Resistance

Package Type	θ_{JA} ¹	θ_{JC}	Unit
8-Lead MSOP	142	45	$^{\circ}\text{C}/\text{W}$
8-Lead SOIC_N	120	43	$^{\circ}\text{C}/\text{W}$
8-Lead LFCSP_VD	57	12	$^{\circ}\text{C}/\text{W}$
14-Lead SOIC_N	115	36	$^{\circ}\text{C}/\text{W}$

¹ θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for a device soldered in a circuit board for surface-mount packages.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADA4610-2 Pin Configuration, 8-Lead SOIC_N (R Suffix) and 8-Lead MSOP (RM Suffix)




Figure 5. ADA4610-2 Pin Configuration, 8-Lead LFCSP_VD (CP Suffix)

Table 6. ADA4610-2 Pin Function Descriptions, 8-Lead SOIC_N, 8-Lead MSOP, and 8-Lead LFCSP_VD

Pin No.	Mnemonic	Description
1	OUT A	Output Channel A.
2	-IN A	Inverting Input Channel A.
3	+IN A	Noninverting Input Channel A.
4	V-	Negative Supply Voltage.
5	+IN B	Noninverting Input Channel B.
6	-IN B	Inverting Input Channel B.
7	OUT B	Output Channel B.
8	V+	Positive Supply Voltage.
	EPAD	Exposed Pad. The exposed pad must be connected to V-.




Figure 6. ADA4610-4 Pin Configuration, 14-Lead SOIC_N (R Suffix)

Table 7. ADA4610-4 Pin Function Descriptions, 14-Lead SOIC_N

Pin No.	Mnemonic	Description
1	OUT A	Output Channel A.
2	-IN A	Inverting Input Channel A.
3	+IN A	Noninverting Input Channel A.
4	V+	Positive Supply Voltage.
5	+IN B	Noninverting Input Channel B.
6	-IN B	Inverting Input Channel B.
7	OUT B	Output Channel B.
8	OUT C	Output Channel C.
9	-IN C	Inverting Input Channel C.
10	+IN C	Noninverting Input Channel C.
11	V-	Negative Supply Voltage.
12	+IN D	Noninverting Input Channel D.
13	-IN D	Inverting Input Channel D.
14	OUT D	Output Channel D.

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 7. Input Offset Voltage Distribution, $V_{SY} = \pm 5\text{ V}$




Figure 10. Input Offset Voltage Distribution, $V_{SY} = \pm 15\text{ V}$




Figure 8. Input Offset Voltage Drift (TCV_{OS}) Distribution, $V_{SY} = \pm 5\text{ V}$




Figure 11. TCV_{OS} Distribution, $V_{SY} = \pm 15\text{ V}$




Figure 9. Input Offset Voltage vs. Common-Mode Input Voltage (V_{CM}), $V_{SY} = \pm 5\text{ V}$, $R_L = \infty$ (Sample Size = 200)




Figure 12. Input Offset Voltage vs. Input Common-Mode Voltage (V_{CM}), $V_{SY} = \pm 15\text{ V}$, $R_L = \infty$ (Sample Size = 200)




Figure 13. Input Bias Current vs. Common-Mode Input Voltage (V_{CM}), $V_{SY} = \pm 5\text{ V}$, $R_L = \infty$ (Sample Size = 700 Channels)




Figure 16. Input Bias Current vs. Common-Mode Input Voltage (V_{CM}), $V_{SY} = \pm 15\text{ V}$, $R_L = \infty$ (Sample Size = 700 Channels)




Figure 14. Input Bias Current vs. Common-Mode Input Voltage and Temperature (V_{CMI}), $V_{SY} = \pm 5\text{ V}$, $R_L = \infty$ (Sample Size = 700 Channels)




Figure 17. Input Bias Current vs. Common-Mode Input Voltage and Temperature (V_{CMI}), $V_{SY} = \pm 15\text{ V}$, $R_L = \infty$ (Sample Size = 700 Channels)




Figure 15. Input Bias Current vs. Temperature, $V_{SY} = \pm 5\text{ V}$










Figure 18. Input Bias Current vs. Temperature, $V_{SY} = \pm 15\text{ V}$

Figure 19. Dropout Voltage ($V_+ - V_{OUT}$) vs. Source Current, $V_{SY} = \pm 5\text{ V}$ Figure 22. Dropout Voltage ($V_+ - V_{OUT}$) vs. Source Current, $V_{SY} = \pm 15\text{ V}$ Figure 20. Dropout Voltage ($V_{OUT} - V_-$) vs. Sink Current, $V_{SY} = \pm 5\text{ V}$ Figure 23. Dropout Voltage ($V_{OUT} - V_-$) vs. Sink Current, $V_{SY} = \pm 15\text{ V}$ Figure 21. Open-Loop Gain and Phase vs. Frequency, $V_{SY} = \pm 5\text{ V}$, $R_L = 2\text{ k}\Omega$ Figure 24. Open-Loop Gain and Phase vs. Frequency, $V_{SY} = \pm 15\text{ V}$, $R_L = 2\text{ k}\Omega$




Figure 25. Closed-Loop Gain vs. Frequency, $V_{SV} = \pm 5\text{ V}$




Figure 28. Closed-Loop Gain vs. Frequency, $V_{SV} = \pm 15\text{ V}$




Figure 26. Closed-Loop Output Impedance (Z_{OUT}) vs. Frequency, $V_{SV} = \pm 5\text{ V}$




Figure 29. Closed-Loop Output Impedance (Z_{OUT}) vs. Frequency, $V_{SV} = \pm 15\text{ V}$




Figure 27. PSRR vs. Frequency, $V_{SV} = \pm 5\text{ V}$










Figure 30. PSRR vs. Frequency, $V_{SV} = \pm 15\text{ V}$

Figure 31. CMRR vs. Frequency, $V_{SV} = \pm 5\text{ V}$ Figure 34. CMRR vs. Frequency, $V_{SV} = \pm 15\text{ V}$ Figure 32. Large Signal Transient Response, $V_{SV} = \pm 5\text{ V}$, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$ Figure 35. Large Signal Transient Response, $V_{SV} = \pm 15\text{ V}$, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$ Figure 33. Small Signal Transient Response, $V_{SV} = \pm 5\text{ V}$, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$ Figure 36. Small Signal Transient Response, $V_{SV} = \pm 15\text{ V}$, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$




Figure 37. Voltage Noise Density vs. Frequency, $V_{SY} = \pm 5\text{ V}$




Figure 39. Voltage Noise Density vs. Frequency, $V_{SY} = \pm 15\text{ V}$




Figure 38. Overshoot vs. Load Capacitance, $V_{SY} = \pm 5\text{ V}$, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $V_{IN} = 100\text{ mV p-p}$




Figure 40. Overshoot vs. Load Capacitance, $V_{SY} = \pm 15\text{ V}$, $A_V = +1$, $R_L = 2\text{ k}\Omega$, $V_{IN} = 100\text{ mV p-p}$

COMPARATIVE VOLTAGE AND VARIABLE VOLTAGE GRAPHS







Figure 41. THD + N vs. Amplitude $V_{SY} = \pm 5 V$ Figure 44. THD + N vs. Amplitude $V_{SY} = \pm 15 V$ Figure 42. THD + N vs. Frequency $V_{SY} = \pm 5 V$ Figure 45. THD + N vs. Frequency $V_{SY} = \pm 15 V$ 

Figure 43. Channel Separation vs. Frequency

Figure 46. No Phase Reversal, $V_{SY} = \pm 15 V$, $A_V = +1$, $R_L = 2 k\Omega$, $C_L = 100 pF$




Figure 47. Voltage Noise, 0.1 Hz to 10 Hz




Figure 50. Supply Current (I_{SV}) per Amplifier vs. Supply Voltage (V_{SV}) at Various Temperatures




Figure 48. Positive Step Settling Time




Figure 51. Negative Step Settling Time




Figure 49. Positive Overload Recovery




Figure 52. Negative Overload Recovery




Figure 53. Positive and Negative Slew Rate ($V_{SV} = \pm 5$ V, $A_V = +1$, $R_L = 2$ k Ω)




Figure 54. Positive and Negative Slew Rate ($V_{SV} = \pm 15$ V, $A_V = +1$, $R_L = 2$ k Ω)

FUNCTIONAL DESCRIPTION

The [ADA4610-2/ADA4610-4](#) are manufactured using the Analog Devices, Inc. iPolar® process, a 36 V dielectrically isolated (DI) process with P-channel JFET technology. The unique architecture of the [ADA4610x](#) family makes it possible to combine high precision and high speed characteristics into a high voltage, low power op amp. A simplified schematic for the [ADA4610-2/ADA4610-4](#) is shown in Figure 55. The JFET input stage architecture offers advantages of low input bias current, high bandwidth, high gain, low noise, and no phase reversal when the applied input signal exceeds the common voltage range. The output stage is rail to rail with high drive characteristics and low dropout voltage for both sinking and sourcing currents.

The [ADA4610](#)x family is unconditionally stable for all gain configurations, even with capacitive loads well in excess of 1 nF. The devices have internal protective circuitry that allows voltages as high as 0.3 V beyond the supplies to be applied at the input of either terminal without causing damage (for higher input voltages, refer to the Input Overvoltage Protection section). The [ADA4610-2](#) B grades achieve less than 0.4 mV of

offset and $4\text{ }\mu\text{V}/^\circ\text{C}$ of offset drift; these characteristics are usually associated with very high precision bipolar input amplifiers. The gate current of a typical JFET doubles every 10°C , resulting in a similar increase in input bias current over temperature. The low power consumption characteristic of the [ADA4610x](#) family minimizes the die temperature, which warrants low input bias currents even at elevated ambient temperatures, making the amplifiers ideal for applications that require low leakage specifications without active cooling. Give special care to the printed circuit board (PCB) layout to minimize leakage currents between PCB traces. Improper layout and board handling may generate leakage currents exceeding the bias currents of the op amp.

The [ADA4610x](#) family is fully specified with supply voltages from ± 5 V to ± 15 V over the extended industrial temperature range of -40°C to $+125^{\circ}\text{C}$. The [ADA4610-2](#) is offered in the 8-lead MSOP, 8-lead SOIC_N, and 8-lead LFCSP_VD, while the [ADA4610-4](#) is offered in a 14-lead SOIC_N. All these packages are surface-mount type.




Figure 55. Simplified Schematic

APPLICATIONS INFORMATION

INPUT OVERVOLTAGE PROTECTION

The ADA4610-2/ADA4610-4 have internal protective circuitry that allows voltages as high as 0.3 V beyond the supplies to be applied at the input of either terminal without causing damage. For higher input voltages, a series resistor is necessary to limit the input current. The resistor value can be determined by

$$\frac{V_{IN} - V_S}{R_S} \leq 10 \text{ mA}$$

where:

V_{IN} is the input voltage.

V_S is the voltage of either V_+ or V_- .

R_S is the series resistor.

With a very low bias current of <1.5 nA up to 125°C, higher resistor values can be used in series with the inputs. A 5 kΩ resistor protects the inputs from voltages as high as 25 V beyond the supplies and adds less than 10 μV to the offset.

PEAK DETECTOR

The function of a peak detector is to capture the peak value of a signal and produce an output equal to it. By taking advantage of the dc precision and super low input bias current of the JFET input amplifiers, such as the ADA4610-2/ADA4610-4, a highly accurate peak detector can be built, as shown in Figure 56.




Figure 56. Positive Peak Detector

In this application, Diode D3 and Diode D4 act as uni-directional current switches, which open up when the output is kept constant (in hold mode). To detect a positive peak, U2A drives C3 through D3, and D4 until C3 is charged to a voltage equal to the input peak value. Feedback from the output of the U2B (+peak) through R6 limits the output voltage of U2A. After detecting the peak, the output of U2A swings low but is clamped by D2. Diode D3 reverses bias and the common node of D3, D4, and R7 is held to a voltage equal to +peak by R7. The voltage across D4 is zero; therefore, its leakage is small. The bias current of U2B is also small. With almost no leakage, C3 has a long hold time.

The ADA4610-2, shown in Figure 56, is a perfect fit for building a peak detector because U2A requires dc precision and high output current during fast peaks, and U2B requires low input bias (I_B) current to minimize capacitance discharge between peaks. A low leakage and low dielectric absorption capacitor such as polystyrene or polypropylene is required for C3.

Reversing the diode directions causes the circuit to detect negative peaks.

I TO V CONVERSION APPLICATIONS

Photodiode Circuits

Common applications for I to V conversion include photodiode circuits where the amplifier is used to convert a current emitted by a diode placed at the negative input terminal into an output voltage.

The low input bias current, wide bandwidth, and low noise of the ADA4610-2/ADA4610-4 make them excellent choices for various photodiode applications, including fax machines, fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 57 uses a silicon diode with zero bias voltage. This setup is a photovoltaic mode, which uses many large photodiodes. This configuration limits the overall noise and is suitable for instrumentation applications.




Figure 57. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (C_T) consists of the sum of the diode capacitance (typically 30 pF to 40 pF) and the amplifier input capacitance (<10 pF), which includes external parasitic capacitance. C_T creates a zero in the frequency response that can lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, place a capacitor in the feedback loop of the circuit shown in Figure 57. The capacitor creates a pole and yields a bandwidth with a corner frequency of

$$1/(2\pi(R_F C_F))$$

where:

R_F is the feedback resistor.

C_F is the feedback capacitor.

The value of R_F can be determined by the ratio

$$V/I_D$$

where:

V is the desired output voltage of the op amp.

I_D is the diode current.

For example, if I_D is 100 μA and a 10 V output voltage is desired, R_F must be 100 k Ω . The resistance of the photodiode (R_D) is a junction resistance (see Figure 57).

A typical value for R_D is 1000 M Ω . Because $R_D \gg R_F$, the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{ft}{2\pi R_F C_T}}$$

where ft is the unity-gain frequency of the op amp.

C_F can be calculated by

$$C_F = \sqrt{\frac{C_T}{2\pi R_F ft}}$$

where ft is the unity-gain frequency of the op amp, and it achieves a phase margin, ϕ_M , of approximately 45°.

A higher phase margin can be obtained by increasing the value of C_F . Setting C_F to twice the previous value yields approximately $\phi_M = 65^\circ$ and a maximal flat frequency response, but it reduces the maximum signal bandwidth by 50%.

Using the previous parameters with a $C_F \approx 7$ pF, the signal bandwidth is approximately 250 kHz.

COMPARATOR OPERATION

Although op amps are quite different from comparators, occasionally an unused section of a dual or a quad op amp can be used as a comparator; however, this is not recommended for any rail-to-rail output op amp. For rail-to-rail output op amps, the output stage is generally a ratioed current mirror with bipolar or MOSFET transistors. With the device operating open loop,

the second stage increases the current drive to the ratioed mirror to close the loop. However, the second stage cannot close the loop, which results in an increase in supply current. With the [ADA4610-2/ADA4610-4](#) op amps configured as comparators, the supply current can be significantly higher (see Figure 58 for supply current vs. supply voltage in the [ADA4610-4](#)). Configuring an unused section as a voltage follower with the noninverting input connected to a voltage within the input voltage range is recommended. The [ADA4610-2/ADA4610-4](#) have a unique output stage design that reduces the excess supply current but does not entirely eliminate this effect when the op amp is operating open loop.





Figure 58. Supply Current vs. Supply Voltage ([ADA4610-4](#) Only)

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 59. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 60. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters





Figure 61. 8-Lead Lead Frame Chip Scale Package [LFCS_P_VD] 3 mm x 3 mm Body, Very Thin, Dual Lead (CP-8-9)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 62. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-14)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADA4610-2ACPZ-R7	−40°C to +125°C	8-Lead LFCSP_VD	CP-8-9	A2U
ADA4610-2ACPZ-RL	−40°C to +125°C	8-Lead LFCSP_VD	CP-8-9	A2U
ADA4610-2ARMZ	−40°C to +125°C	8-Lead MSOP	RM-8	A2U
ADA4610-2ARMZ-R7	−40°C to +125°C	8-Lead MSOP	RM-8	A2U
ADA4610-2ARMZ-RL	−40°C to +125°C	8-Lead MSOP	RM-8	A2U
ADA4610-2ARZ	−40°C to +125°C	8-Lead SOIC_N	R-8	
ADA4610-2ARZ-R7	−40°C to +125°C	8-Lead SOIC_N	R-8	
ADA4610-2ARZ-RL	−40°C to +125°C	8-Lead SOIC_N	R-8	
ADA4610-2BRZ	−40°C to +125°C	8-Lead SOIC_N	R-8	
ADA4610-2BRZ-R7	−40°C to +125°C	8-Lead SOIC_N	R-8	
ADA4610-2BRZ-RL	−40°C to +125°C	8-Lead SOIC_N	R-8	
ADA4610-4ARZ	−40°C to +125°C	14-Lead SOIC_N	R-14	
ADA4610-4ARZ-R7	−40°C to +125°C	14-Lead SOIC_N	R-14	
ADA4610-4ARZ-RL	−40°C to +125°C	14-Lead SOIC_N	R-14	

¹ Z = RoHS Compliant Part.