


DMOS dual full bridge driver

Features

- Operating supply voltage from 8 to 52 V
- 2.8 A output peak current (1.4 A DC)
- $R_{DS(on)}$ 0.73 Ω typ. value @ $T_J = 25^\circ\text{C}$
- Operating frequency up to 100 kHz
- Programmable high side overcurrent detection and protection
- Diagnostic output
- Paralleled operation
- Cross conduction protection
- Thermal shutdown
- Undervoltage lockout
- Integrated fast free wheeling diodes

Applications


- Bipolar stepper motor
- Dual or quad DC motor



Description

The L6226 is a DMOS dual full bridge designed for motor control applications, realized in MultiPower-BCD technology, which combines isolated DMOS power transistors with CMOS and bipolar circuits on the same chip. Available in PowerDIP24 (20+2+2), PowerSO36 and SO24 (20+2+2) packages, the L6226 features thermal shutdown and a non-dissipative overcurrent detection on the high side power MOSFETs plus a diagnostic output that can be easily used to implement the overcurrent protection.

Figure 1. Block diagram



Contents

1	Maximum ratings	3
1.1	Absolute maximum ratings	3
1.2	Recommended operating conditions	3
1.3	Thermal data	4
2	Pin connections	5
3	Electrical characteristics	8
4	Circuit description	11
4.1	Power stages and charge pump	11
4.2	Logic inputs	11
4.3	Non-dissipative overcurrent detection and protection	13
4.4	Thermal protection	16
5	Application information	17
6	Paralleled operation	18
6.1	Output current capability and IC power dissipation	21
7	Thermal management	23
8	Package mechanical data	25
9	Ordering codes	29
10	Revision history	30

1 Maximum ratings

1.1 Absolute maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Test conditions	Value	Unit
V_S	Supply voltage	$V_{SA} = V_{SB} = V_S$	60	V
V_{OD}	Differential voltage between VS_A , $OUT1_A$, $OUT2_A$, $SENSE_A$ and VS_B , $OUT1_B$, $OUT2_B$, $SENSE_B$	$V_{SA} = V_{SB} = V_S = 60V$; $V_{SENSE_A} = V_{SENSE_B} = GND$	60	V
OCD_A , OCD_B	OCD pins voltage range		-0.3 to +10	V
$PROGCL_A$, $PROGCL_B$	PROGCL pins voltage range		-0.3 to +7	V
V_{BOOT}	Bootstrap peak voltage	$V_{SA} = V_{SB} = V_S$	$V_S + 10$	V
V_{IN}, V_{EN}	Input and enable voltage range		-0.3 to +7	V
V_{SENSE_A} , V_{SENSE_B}	Voltage range at pins $SENSE_A$ and $SENSE_B$		-1 to +4	V
$I_{S(peak)}$	Pulsed supply current (for each VS pin), internally limited by the overcurrent protection	$V_{SA} = V_{SB} = V_S$; $t_{PULSE} < 1ms$	3.55	A
I_S	RMS supply current (for each VS pin)	$V_{SA} = V_{SB} = V_S$	1.4	A
T_{stg} , T_{OP}	Storage and operating temperature range		-40 to 150	°C

1.2 Recommended operating conditions

Table 2. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Max.	Unit
V_S	Supply voltage	$V_{SA} = V_{SB} = V_S$	8	52	V
V_{OD}	Differential voltage between VS_A , $OUT1_A$, $OUT2_A$, $SENSE_A$ and VS_B , $OUT1_B$, $OUT2_B$, $SENSE_B$	$V_{SA} = V_{SB} = V_S$; $V_{SENSE_A} = V_{SENSE_B}$		52	V
V_{SENSE_A} , V_{SENSE_B}	Voltage range at pins $SENSE_A$ and $SENSE_B$	(pulsed $t_W < t_{rr}$) (DC)	-6 -1	6 1	V V
I_{OUT}	RMS output current			1.4	A
T_J	Operating junction temperature		-25	+125	°C
f_{sw}	Switching frequency			100	kHz


1.3 Thermal data

Table 3. Thermal data

Symbol	Description	PowerDIP24	SO24	PowerSO36	Unit
Rth-j-pins	Maximum thermal resistance junction-pins	19	15	-	°C/W
Rth-j-case	Maximum thermal resistance junction-case	-	-	2	°C/W
Rth-j-amb1	Maximum thermal resistance junction-ambient 1	44	52	-	°C/W
Rth-j-amb1	Maximum thermal resistance junction-ambient 2	-	-	36	°C/W
Rth-j-amb1	Maximum thermal resistance junction-ambient 3	-	-	16	°C/W
Rth-j-amb2	Maximum thermal resistance junction-ambient 4	59	78	63	°C/W

2 Pin connections

Figure 2. Pin connections



1. The slug is internally connected to pins 1, 18, 19 and 36 (GND pins).

Table 4. Pin description

Pin n.		Name	Type	Function
SO24/ PowerDIP24	PowerSO36			
1	10	IN1A	Logic input	Bridge A logic input 1.
2	11	IN2A	Logic input	Bridge A logic input 2.
3	12	SENSEA	Power supply	Bridge A source pin. This pin must be connected to power ground directly or through a sensing power resistor.
4	13	OCDA	Open drain output	Bridge A overcurrent detection and thermal protection pin. An internal open drain transistor pulls to GND when overcurrent on bridge A is detected or in case of thermal protection.
5	15	OUT1A	Power output	Bridge A output 1.
6, 7, 18, 19	1, 18, 19, 36	GND	GND	Signal ground terminals. In Power DIP and SO packages, these pins are also used for heat dissipation toward the PCB.
8	22	OUT1B	Power output	Bridge B output 1.

Table 4. Pin description (continued)

Pin n.		Name	Type	Function
SO24/ PowerDIP24	PowerSO36			
9	24	OCDB	Open drain output	Bridge B overcurrent detection and thermal protection pin. An internal open drain transistor pulls to GND when overcurrent on bridge B is detected or in case of thermal protection.
10	25	SENSEB	Power supply	Bridge B source pin. This pin must be connected to power ground directly or through a sensing power resistor.
11	26	IN1B	Logic input	Bridge B input 1
12	27	IN2B	Logic input	Bridge B input 2
13	28	PROGCLB	R pin	Bridge B overcurrent level programming. A resistor connected between this pin and Ground sets the programmable current limiting value for the bridge B. By connecting this pin to Ground the maximum current is set. This pin cannot be left non-connected.
14	29	ENB	Logic input	Bridge B enable. LOW logic level switches OFF all Power MOSFETs of bridge B. If not used, it has to be connected to +5V.
15	30	VBOOT	Supply voltage	Bootstrap voltage needed for driving the upper Power MOSFETs of both bridge A and bridge B.
16	32	OUT2B	Power output	Bridge B output 2.
17	33	VSB	Power supply	Bridge B power supply voltage. it must be connected to the supply voltage together with pin VSA.
20	4	VSA	Power supply	Bridge A power supply voltage. it must be connected to the supply voltage together with pin VSB.
21	5	OUT2A	Power output	Bridge A output 2.
22	7	VCP	Output	Charge pump oscillator output.

Table 4. Pin description (continued)

Pin n.		Name	Type	Function
SO24/ PowerDIP24	PowerSO36			
23	8	ENA	Logic input	Bridge A enable. LOW logic level switches OFF all Power MOSFETs of bridge A. If not used, it has to be connected to +5V.
24	9	PROGCLA	R Pin	Bridge A overcurrent level programming. A resistor connected between this pin and Ground sets the programmable current limiting value for the bridge A. By connecting this pin to ground the maximum current is set. This pin cannot be left non-connected.

3 Electrical characteristics

$T_A = 25\text{ °C}$, $V_S = 48\text{ V}$, unless otherwise specified

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
V _{Sth(ON)}	Turn-on threshold		5.8	6.3	6.8	V
V _{Sth(OFF)}	Turn-off threshold		5	5.5	6	V
I _S	Quiescent supply current	All bridges OFF; T _J = -25 °C to 125 °C ⁽¹⁾		5	10	m
T _{j(OFF)}	Thermal shutdown temperature			165		°C
Output DMOS transistors						
R _{DS(ON)}	High-side + low-side switch ON resistance	T _J = 25 °C		1.47	1.69	Ω
		T _J =125 °C ⁽¹⁾		2.35	2.70	
I _{DSS}	Leakage current	EN = Low; OUT = V _S			2	mA
		EN = Low; OUT = GND	-0.3			mA
Source drain diodes						
V _{SD}	Forward ON voltage	I _{SD} = 2.8A, EN = LOW		1.15	1.3	V
t _{rr}	Reverse recovery time	I _f = 1.4A		300		ns
t _{fr}	Forward recovery time			200		ns
Logic input						
V _{IL}	Low level logic input voltage		-0.3		0.8	V
V _{IH}	High level logic input voltage		2		7	V
I _{IL}	Low level logic input current	GND logic input voltage	-10			μA
I _{IH}	High level logic input current	7V logic input voltage			10	μA
V _{th(ON)}	Turn-on input threshold			1.8	2.0	V
V _{th(OFF)}	Turn-off input threshold		0.8	1.3		V
V _{th(HYS)}	Input threshold hysteresis		0.25	0.5		V
Switching characteristics						
t _{D(on)EN}	Enable to out turn ON delay time ⁽²⁾	I _{LOAD} =1.4 A, resistive load	500		800	ns
t _{D(on)IN}	Input to out turn ON delay time	I _{LOAD} =1.4 A, resistive load (dead time included)		1.9		μs
t _{RISE}	Output rise time ⁽²⁾	I _{LOAD} =1.4A, resistive load	40		250	ns
t _{D(off)EN}	Enable to out turn OFF delay time ⁽²⁾	I _{LOAD} =1.4A, resistive load	500	800	1000	ns
t _{D(off)IN}	Input to out turn OFF delay time	I _{LOAD} =1.4A, resistive load	500	800	1000	ns
t _{FALL}	Output fall time ⁽²⁾	I _{LOAD} =1.4A, resistive load	40		250	ns

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
t_{dt}	Dead time protection		0.5	1		μs
f_{CP}	Charge pump frequency	$-25^{\circ}C < T_J < 125^{\circ}C$		0.6	1	MHz
Over current detection						
$I_{s\ over}$	Input supply over current detection threshold	$-25^{\circ}C < T_J < 125^{\circ}C$; $R_{CL} = 39\ k\Omega$ $-25^{\circ}C < T_J < 125^{\circ}C$; $R_{CL} = 5\ k\Omega$ $-25^{\circ}C < T_J < 125^{\circ}C$; $R_{CL} = GND$	-10% -10% -30%	0.29 2.21 2.8	+10% +10% +30%	A
ROPDR	Open drain ON resistance	$I = 4\ mA$		40	60	Ω
$t_{OCD(ON)}$	OCD turn-on delay time ⁽³⁾	$I = 4\ mA$; $C_{EN} < 100\ pF$		200		ns
$t_{OCD(OFF)}$	OCD turn-off delay time ⁽³⁾	$I = 4\ mA$; $C_{EN} < 100\ pF$		100		ns

1. Tested at $25^{\circ}C$ in a restricted range and guaranteed by characterization

2. See [Figure 3](#)

3. See [Figure 4](#)

Figure 3. Switching characteristic definition





Figure 4. Overcurrent detection timing definition



4 Circuit description


4.1 Power stages and charge pump

The L6226 integrates two independent Power MOS full bridges. Each Power MOS has an $R_{DSon} = 0.73 \Omega$ (typical value @ 25 °C), with intrinsic fast freewheeling diode. Cross conduction protection is achieved using a dead time ($t_d = 1 \mu s$ typical) between the switch off and switch on of two Power MOS in one leg of a bridge. Using N channel power MOS for the upper transistors in the bridge requires a gate drive voltage above the power supply voltage. The Bootstrapped (VBOOT) supply is obtained through an internal oscillator and few external components to realize a charge pump circuit as shown in [Figure 5](#). The oscillator output (VCP) is a square wave at 600 kHz (typical) with 10 V amplitude. Recommended values/part numbers for the charge pump circuit are shown in Table 6.

Table 6. Charge pump external components values

C_{BOOT}	220 nF
C_P	10 nF
D1	1N4148
D2	1N4148

Figure 5. Charge pump circuit



4.2 Logic inputs

Pins IN1A, IN2A, IN1B, IN2B, ENA and ENB are TTL/ CMOS and microcontroller compatible logic inputs. The internal structure is shown in [Figure 4](#). Typical value for turn-on and turn-off thresholds are respectively $V_{thon} = 1.8V$ and $V_{thoff} = 1.3V$. Pins ENA and ENB are commonly used to implement Overcurrent and Thermal protection by connecting them respectively to the outputs OCDA and OCDB, which are open-drain outputs. If that type of connection is chosen, some care needs to be taken in driving these pins. Two configurations are shown in [Figure 7](#) and [Figure 8](#). If driven by an open drain (collector) structure, a pull-up resistor R_{EN} and a capacitor C_{EN} are connected as shown in [Figure 7](#). If the driver is a standard Push-Pull structure the resistor R_{EN} and the capacitor C_{EN} are connected as shown in [Figure 8](#). The resistor R_{EN} should be chosen in the range from 2.2 k Ω to 180 k Ω . Recommended values for R_{EN} and C_{EN} are respectively 100 k Ω and 5.6 nF. More information on selecting the values is found in the overcurrent protection section.

Figure 6. Logic inputs internal structure




Figure 7. ENA and ENB pins open collector driving




Figure 8. ENA and ENB pins push-pull driving




Table 7. Truth table

Inputs			Outputs	
EN	IN1	IN2	OUT1	OUT2
L	X ⁽¹⁾	X	High Z ⁽²⁾	High Z
H	L	L	GND	GND
H	H	L	Vs	GND
H	L	H	GND	Vs
H	H	H	Vs	Vs

1. Don't care

2. High impedance output

4.3 Non-dissipative overcurrent detection and protection

An overcurrent detection circuit (OCD) is integrated. This circuit can be used to provide protection against a short circuit to ground or between two phases of the bridge as well as a rough regulation of the load current. With this internal over current detection, the external current sense resistor normally used and its associated power dissipation are eliminated.

[Figure 9](#) shows a simplified schematic of the overcurrent detection circuit for the Bridge A. Bridge B is provided of an analogous circuit.

To implement the over current detection, a sensing element that delivers a small but precise fraction of the out-put current is implemented with each high side power MOS. Since this current is a small fraction of the output current there is very little additional power dissipation. This current is compared with an internal reference current I_{REF} . When the output current reaches the detection threshold I_{over} the OCD comparator signals a fault condition. When a fault condition is detected, an internal open drain MOS with a pull down capability of 4 mA connected to OCD pin is turned on. [Figure 10](#) shows the OCD operation.

This signal can be used to regulate the output current simply by connecting the OCD pin to EN pin and adding an external R-C as shown in [Figure 9](#). The off time before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs.

I_{REF} and, therefore, the output current detection threshold are selectable by R_{CL} value, following the equations:

- $I_{over} = 2.8A \pm 30\%$ at $-25^{\circ}C < T_j < 125^{\circ}C$ if $R_{CL} = 0 \Omega$ (PROGCL connected to GND)
- $I_{over} = 11050 / R_{CL} \pm 10\%$ at $-25^{\circ}C < T_j < 125^{\circ}C$ if $5 k\Omega < R_{CL} < 40 k\Omega$

[Figure 11](#) shows the output current protection threshold versus R_{CL} value in the range 5 k Ω to 40 k Ω .

The disable time $t_{DISABLE}$ before recovering normal operation can be easily programmed by means of the accurate

thresholds of the logic inputs. It is affected whether by C_{EN} and R_{EN} values and its magnitude is reported in [Figure 12](#). The delay time t_{DELAY} before turning off the bridge when an overcurrent has been detected depends only by C_{EN} value. Its magnitude is reported in [Figure 13](#).

C_{EN} is also used for providing immunity to pin EN against fast transient noises. Therefore the value of C_{EN} should be chosen as big as possible according to the maximum tolerable delay time and the R_{EN} value should be chosen according to the desired disable time.

The resistor R_{EN} should be chosen in the range from 2.2 k Ω to 180 k Ω . Recommended values for R_{EN} and C_{EN} are respectively 100 k Ω and 5.6 nF that allow obtaining 200 μs disable time.

Figure 9. Overcurrent protection simplified schematic




Figure 10. Overcurrent protection waveforms







Figure 11. Output current protection threshold versus R_{CL} valueFigure 12. $t_{DISABLE}$ versus C_{EN} and R_{EN} ($V_{DD} = 5$ V)

Figure 13. t_{DELAY} versus C_{EN} ($V_{\text{DD}} = 5 \text{ V}$)

4.4 Thermal protection

In addition to the overcurrent detection, the L6226 integrates a thermal protection for preventing the device destruction in case of junction over temperature. It works sensing the die temperature by means of a sensible element integrated in the die. The device switch-off when the junction temperature reaches 165 °C (typ. value) with 15 °C hysteresis (typ. value).

5 Application information


A typical application using L6226 is shown in [Figure 14](#). Typical component values for the application are shown in [Figure 8](#). A high quality ceramic capacitor in the range of 100 to 200 nF should be placed between the power pins (VS_A and VS_B) and ground near the L6226 to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitors connected from the EN_A/OCD_A and EN_B/OCD_B nodes to ground set the shut down time for the Bridge A and Bridge B respectively when an over current is detected (see overcurrent protection). The two current sources ($SENSE_A$ and $SENSE_B$) should be connected to power ground with a trace length as short as possible in the layout. To increase noise immunity, unused logic pins are best connected to 5 V (high logic level) or GND (low logic level) (see pin description).

It is recommended to keep power ground and signal ground separated on PCB.

Table 8. Component values for typical application

C_1	100uF	D_1	1N4148
C_2	100nF	D_2	1N4148
C_{BOOT}	220nF	R_{CLA}	5k Ω
C_P	10nF	R_{CLB}	5k Ω
C_{ENA}	5.6nF	R_{ENA}	100k Ω
C_{ENB}	5.6nF	R_{ENB}	100k Ω
C_{REF}	68nF		

Figure 14. Typical application



6 Paralleled operation

The outputs of the L6226 can be paralleled to increase the output current capability or reduce the power dissipation in the device at a given current level. It must be noted, however, that the internal wire bond connections from the die to the power or sense pins of the package must carry current in both of the associated half bridges. When the two halves of one full bridge (for example OUT1A and OUT2A) are connected in parallel, the peak current rating is not increased since the total current must still flow through one bond wire on the power supply or sense pin. In addition the over current detection senses the sum of the current in the upper devices of each bridge (A or B) so connecting the two halves of one bridge in parallel does not increase the over current detection threshold.


For most applications the recommended configuration is half bridge 1 of bridge A paralleled with the half bridge 1 of the bridge B, and the same for the half bridges 2 as shown in [Figure 15](#). The current in the two devices connected in parallel will share very well since the $R_{DS(ON)}$ of the devices on the same die is well matched.

When connected in this configuration the over current detection circuit, which senses the current in each bridge (A and B), will sense the current in upper devices connected in parallel independently and the sense circuit with the lowest threshold will trip first. With the enables connected in parallel, the first detection of an over current in either upper DMOS device will turn off both bridges. Assuming that the two DMOS devices share the current equally, the resulting over current detection threshold will be twice the minimum threshold set by the resistors R_{CLA} or R_{CLB} in [Figure 15](#). It is recommended to use $R_{CLA} = R_{CLB}$.

In this configuration the resulting Bridge has the following characteristics.

- Equivalent device: full bridge
- $R_{DS(ON)}$ 0.37Ω typ. value @ $T_J = 25^{\circ}\text{C}$
- 2.8 A max RMS load current
- 5.6 A max OCD threshold

Figure 15. Parallel connection for higher current



To operate the device in parallel and maintain a lower over current threshold, half bridge 1 and the half bridge 2 of the bridge A can be connected in parallel and the same done for the bridge B as shown in [Figure 16](#). In this configuration, the peak current for each half bridge is still limited by the bond wires for the supply and sense pins so the dissipation in the device will be reduced, but the peak current rating is not increased.

When connected in this configuration the over current detection circuit, senses the sum of the current in upper devices connected in parallel. With the enables connected in parallel, an over current will turn off both bridges.


Since the circuit senses the total current in the upper devices, the over current threshold is equal to the threshold set the resistor R_{CLA} or R_{CLB} in [Figure 16](#). R_{CLA} sets the threshold when outputs OUT1A and OUT2A are high and resistor R_{CLB} sets the threshold when outputs OUT1B and OUT2B are high.

It is recommended to use $R_{CLA} = R_{CLB}$.

In this configuration, the resulting bridge has the following characteristics.

- Equivalent device: full bridge
- $R_{DS(ON)}$ 0.37 Ω typ. value @ $T_J = 25^\circ\text{C}$
- 1.4 A max RMS load current
- 2.8 A max OCD threshold

Figure 16. Parallel connection with lower overcurrent threshold




It is also possible to parallel the four half bridges to obtain a simple half bridge as shown in [Figure 17](#). In this configuration the, the over current threshold is equal to twice the minimum threshold set by the resistors R_{CLA} or R_{CLB} in [Figure 17](#). It is recommended to use $R_{CLA} = R_{CLB}$.

The resulting half bridge has the following characteristics.

- Equivalent device: half bridge
- $R_{DS(ON)}$ 0.18 Ω typ. value @ $T_J = 25^\circ\text{C}$
- 2.8 A max RMS load current
- 5.6 A max OCD threshold

Figure 17. Paralleling the four half bridges




6.1 Output current capability and IC power dissipation

In [Figure 18](#) and [Figure 19](#) are shown the approximate relation between the output current and the IC power dissipation using PWM current control driving two loads, for two different driving types:

- One Full Bridge ON at a time ([Figure 18](#)) in which only one load at a time is energized.
- Two Full Bridges ON at the same time ([Figure 19](#)) in which two loads at the same time are energized.

For a given output current and driving type the power dissipated by the IC can be easily evaluated, in order to establish which package should be used and how large must be the on-board copper dissipating area to guarantee a safe operating junction temperature (125 °C maximum).

Figure 18. IC power dissipation versus output current with one full bridge ON at a time



7 Thermal management

In most applications the power dissipation in the IC is the main factor that sets the maximum current that can be delivered by the device in a safe operating condition. Therefore, it has to be taken into account very carefully. Besides the available space on the PCB, the right package should be chosen considering the power dissipation. Heat sinking can be achieved using copper on the PCB with proper area and thickness. [Figure 21](#), [22](#) and [23](#) show the junction-to-ambient thermal resistance values for the PowerSO36, PowerDIP24 and SO24 packages.

For instance, using a PowerSO package with copper slug soldered on a 1.5 mm copper thickness FR4 board with 6cm² dissipating footprint (copper thickness of 35μm), the R_{thJA} is about 35°C/W. [Figure 20](#) shows mounting methods for this package. Using a multi-layer board with vias to a ground plane, thermal impedance can be reduced down to 15°C/W.

Figure 20. Mounting the PowerSO package




Figure 21. PowerSO36 junction-amb. thermal resistance vs on-board copper area




Figure 22. PowerDIP24 junction-amb. thermal resistance vs on-board copper area





Figure 23. SO24 junction-ambient thermal resistance versus on-board copper area



8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 9. PowerSO36 mechanical data

Dim.	Databook (mm.)		
	Min	Typ.	Max
A			3.60
a1	0.10		0.30
a2			3.30
a3	0		0.10
b	0.22		0.38
c	0.23		0.32
D (1)	15.80		16.00
D1	9.40		9.80
E	13.90		14.50
e		0.65	
e3		11.05	
E1 (1)	10.90		11.10
E2			2.90
E3	5.80		6.20
E4	2.90		3.20
G	0		0.10
H	15.50		15.90
h			1.10
L	0.80		1.10
N	10°(max.)		
S	8 °(max.)		

Figure 24. PowerSO36 mechanical data






Table 10. Powerdip 24 mechanical data

Dim.	Databook (mm.)		
	Min	Typ.	Max
A			4.32
A1	0.38		
A2		3.3	
B	0.41	0.46	0.51
B1	1.4	1.52	1.65
c	0.2	0.25	0.3
D	31.62	31.75	31.88
E	7.62		8.26
e		2.54	
E1	6.35	6.6	6.86
e1		7.62	
L	3.18		3.43
M		0° ^a min, 15° ^a max.	

Figure 25. Powerdip 24 mechanical data





9 Ordering codes

Table 11. Ordering information

Order codes	Package	Packing
L6226N	PowerDIP24	Tube
L6226PD	PowerSO36	
L6226D	SO24	

10 Revision history

Table 12. Document revision history

Date	Revision	Changes
Sep-2003	1	Initial release
04-Mar-2008	2	Minor revision due to revalidation process, no content change
29-Sep-2009	3	Updated Table 1 on page 3
21-Oct-2009	4	Updated Figure 4 on page 10

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com