

AT91SAM7L-STK Rev. A Starter Kit

User Guide







Table of Contents

Section 1

Overview	1-1
1.1 Scope.....	1-1
1.2 Deliverables	1-1
1.3 The AT91SAM7L-STK Rev. A Starter Board.....	1-1

Section 2

Setting Up the AT91SAM7L-STK Rev. A Board.....	2-1
2.1 Electrostatic Warning.....	2-1
2.2 Requirements.....	2-1
2.3 Layout	2-2
2.4 Powering Up the Board.....	2-2
2.5 Getting Started.....	2-2
2.6 AT91SAM7L-STK Rev. A Block Diagram	2-3

Section 3

Board Description.....	3-1
3.1 AT91SAM7L64/128 Microcontroller	3-1
3.2 AT91SAM7L64/128 Block Diagram	3-3
3.3 Memory.....	3-4
3.4 Clock Circuitry.....	3-4
3.5 Reset Circuitry	3-4
3.6 Shut Down controller.....	3-4
3.7 Power Supply Circuitry.....	3-4
3.8 User Interface	3-4
3.9 Debug Interface	3-4
3.10 Expansion Slot.....	3-4
3.11 PIO Usage	3-5

Section 4

Configuration	4-1
4.1 Configuration Straps	4-1

Section 5

Schematics.....	5-1
-----------------	-----

Section 6

Errata.....	6-1
-------------	-----

Table of Contents (Continued)

6.1	Q1 Footprint Incorrect.....	6-1
6.2	MAX3318 Control Pull-ups.....	6-2

Section 7

Revision History	7-1
------------------------	-----





Section 1

Overview

1.1 Scope

The AT91SAM7L-STK rev.A starter kit enables evaluation capabilities and code development of applications running on an AT91SAM7L64/128.

This guide focuses on the AT91SAM7L-STK rev.A board as an evaluation platform.

1.2 Deliverables

The AT91SAM7L-STK rev.A package contains the following items:

- An AT91SAM7L-STK rev.A board
- Two AAA batteries

1.3 The AT91SAM7L-STK Rev. A Starter Board

The board is equipped with an AT91SAM7L128 (128-lead LQFP package) together with the following:

- One DBGU serial communication port
- One ZIGBEE extension connector
- One JTAG/ICE debug interface
- Five user- input push buttons
- One WakeUP input push button
- One Reset Push Button
- One Battery Socket for two AAA batteries
- One 400 segments dot matrix LCD



Section 2

Setting Up the AT91SAM7L-STK Rev. A Board

2.1 Electrostatic Warning

The AT91SAM7L-STK rev.A starter board is shipped in a protective anti-static package. The board must not be subjected to high electrostatic potentials. A grounding strap or similar protective device should be worn when handling the board. Avoid touching the component pins or any other metallic element.


2.2 Requirements

In order to set up the AT91SAM7L-STK rev.A starter board, the following items are needed:

- The AT91SAM7L-STK rev.A starter board
- Two AAA batteries

2.3 Layout

Figure 2-1. AT91SAM7L-STK Rev. A Board Layout



2.4 Powering Up the Board


The AT91SAM7L-STK rev.A requires 3.0V (2.2V-3.6V) DC input. The power is supplied to the board via 2 AAA batteries or 3.0V VCC pads.

2.5 Getting Started

Please refer to the [AT91SAM product pages on the Atmel web site](#), for the most up-to-date information on getting started with the AT91SAM7L-STK rev.A.

2.6 AT91SAM7L-STK Rev. A Block Diagram

Figure 2-2. AT91SAM7L-STK Block Diagram





3.1 AT91SAM7L64/128 Microcontroller


- Incorporates the ARM7TDMI® ARM® Thumb® Processor
 - High-performance 32-bit RISC Architecture
 - High-density 16-bit Instruction Set
 - Leader in MIPS/Watt
 - EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support
- Internal High-speed Flash
 - 128 Kbytes (AT91SAM7L128), Organized in 512 Pages of 256 Bytes Single Plane
 - 64 Kbytes (AT91SAM7L64), Organized In 256 Pages of 256 Bytes Single Plane
 - Single Cycle Access at Up to 15 MHz in Worst Case Conditions
 - 128-bit Read Access
 - Page Programming Time: 4.6 ms, Including Page Auto Erase, Full Erase Time: 10 ms
 - 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities, Flash Security Bit
 - Fast Flash Programming Interface for High Volume Production
- Enhanced Embedded Flash Controller (EEFC)
 - Interface of the Flash Block with the 32-bit Internal Bus
 - Increases Performance in ARM and Thumb Mode with 128-bit Wide Memory Interface
- Internal High-speed SRAM, Single-cycle Access at Maximum Speed
 - 6 kbytes
 - 2 Kbytes Directly on Main Supply that Can Be Used as Backup SRAM
 - 4 Kbytes in the Core
- Memory Controller (MC)
 - Enhanced Embedded Flash Controller, Abort Status and Misalignment Detection
- Reset Controller (RSTC)
 - Based on Brownout Reset and Low-power Factory-calibrated Brownout Detector
 - Provides External Reset Signal Shaping and Reset Source Status
- Clock Generator (CKGR)
 - Low-power 32 kHz RC Oscillator, 32 kHz On-chip Oscillator, 2 MHz Fast RC Oscillator and one PLL
- Supply Controller (SUPC)
 - Minimizes Device Power Consumption
 - Manages the Different Supplies On Chip
 - Supports Multiple Wake-up Sources
- Power Management Controller (PMC)
 - Software Power Optimization Capabilities, Including Slow Clock Mode (Down to 500 Hz) and Idle Mode
 - Three Programmable External Clock Signals
 - Handles Fast Start Up
- Advanced Interrupt Controller (AIC)
 - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
 - Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected

Board Description

- **Debug Unit (DBGU)**
 - Two-wire UART and Support for Debug Communication Channel interrupt, Programmable ICE Access Prevention
- **Periodic Interval Timer (PIT)**
 - 20-bit Programmable Counter plus 12-bit Interval Counter
- **Windowed Watchdog (WDT)**
 - 12-bit Key-protected Programmable Counter
 - Provides Reset or Interrupt Signals to the System
 - Counter may be Stopped While the Processor is in Debug State or in Idle Mode
- **Real-time Clock (RTC)**
 - Two Hundred Year Calendar with Alarm
 - Runs Off the Internal RC or Crystal Oscillator
- **Three Parallel Input/Output Controllers (PIOA, PIOB, PIOC)**
 - Eighty Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
 - Input Change Interrupt Capability on Each I/O Line
 - Individually Programmable Open-drain, Pull-up resistor and Synchronous Output
- **Eleven Peripheral DMA Controller (PDC) Channels**
- **One Segmented LCD Controller**
 - Display Capacity of Forty Segments and Ten Common Terminals
 - Software Selectable LCD Output Voltage (Contrast)
- **Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)**
 - Individual Baud Rate Generator, IrDA[®] Infrared Modulation/Demodulation
 - Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
 - Manchester Encoder/Decoder
 - Full Modem Line Support on USART1
- **One Master/Slave Serial Peripheral Interface (SPI)**
 - 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
- **One Three-channel 16-bit Timer/Counter (TC)**
 - Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel
 - Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
- **One Four-channel 16-bit PWM Controller (PWMC)**
- **One Two-wire Interface (TWI)**
 - Master, Multi-Master and Slave Mode Support, All Atmel[®] Two-wire EEPROMs and I²C compatible Devices Supported
 - General Call Supported in Slave Mode
- **One 4-channel 10-bit Analog-to-Digital Converter, Four Channels Multiplexed with Digital I/Os**
- **SAM-BA[®] Boot Assistant**
 - Default Boot Program
 - Interface with SAM-BA Graphic User Interface
 - In Application Programming Function (IAP)
- **IEEE[®] 1149.1 JTAG Boundary Scan on All Digital Pins**
- **I/Os, including Four High-current Drive I/O lines, Up to 4 mA Each**
- **Power Supplies**
 - Embedded 1.8V Regulator, Drawing up to 60 mA for the Core with Programmable Output Voltage
 - Single Supply 1.8V - 3.6V
 - Zero-power Power-on Reset and Brownout Detector, Fully Programmable
- **Fully Static Operation: Up to 36 MHz at 85°C**
- **Available in a 128-lead LQFP Green and a 144-ball LFBGA Green Package**

3.2 AT91SAM7L64/128 Block Diagram

Figure 3-1. AT91SAM7L64/128 Block Diagram



3.3 Memory

- 6 Kbytes of Internal single-cycle access High-speed SRAM
- 64/128 Kbytes of Internal single-cycle access High-speed Flash

3.4 Clock Circuitry

- 32.768 KHz standard crystal for the oscillator

3.5 Reset Circuitry

- Internal reset controller with a bi-directional reset pin
- External reset push button

3.6 Shut Down controller

- Programmable shutdown and Wake-Up
- Wake-up push button.

3.7 Power Supply Circuitry

- For dynamic power consumption, the AT91SAM7L64/128 consumes a maximum of 30 mA on VCC at full speed 36MHz
- On board 2 AAA batteries or 3V DC input power pad directly supplied to VCC

3.8 User Interface

- Five user- input push buttons, four direction buttons and one ok button

3.9 Debug Interface

- 20-pin JTAG/ICE interface connector
- One Serial interface (DBGU COM Port) via RS-232 DB9 male socket

3.10 Expansion Slot

- One ZIGBEE expansion connector for Atmel AT86RF230 adaptor
- All PIO signals of the AT91SAM7L64/128 are routed to peripheral extension connector (J6). This allows the developer to add external hardware components or boards.

3.11 PIO Usage

Table 3-1. PIO Controller A

I/O Line	Peripheral A	Peripheral B	Peripheral Usage		Powered by
PA0			Segment LCD PANEL	COM0	VDDIO2
PA1			Segment LCD PANEL	COM1	VDDIO2
PA2			Segment LCD PANEL	COM2	VDDIO2
PA3			Segment LCD PANEL	COM3	VDDIO2
PA4			Segment LCD PANEL	COM4	VDDIO2
PA5			Segment LCD PANEL	COM5	VDDIO2
PA6			Segment LCD PANEL	SEG0	VDDIO2
PA7			Segment LCD PANEL	SEG1	VDDIO2
PA8			Segment LCD PANEL	SEG2	VDDIO2
PA9			Segment LCD PANEL	SEG3	VDDIO2
PA10			Segment LCD PANEL	SEG4	VDDIO2
PA11			Segment LCD PANEL	SEG5	VDDIO2
PA12			Segment LCD PANEL	SEG6	VDDIO2
PA13			Segment LCD PANEL	SEG7	VDDIO2
PA14			Segment LCD PANEL	SEG8	VDDIO2
PA15			Segment LCD PANEL	SEG9	VDDIO2
PA16			Segment LCD PANEL	SEG10	VDDIO2
PA17			Segment LCD PANEL	SEG11	VDDIO2
PA18			Segment LCD PANEL	SEG12	VDDIO2
PA19			Segment LCD PANEL	SEG13	VDDIO2
PA20			Segment LCD PANEL	SEG14	VDDIO2
PA21			Segment LCD PANEL	SEG15	VDDIO2
PA22			Segment LCD PANEL	SEG16	VDDIO2
PA23			Segment LCD PANEL	SEG17	VDDIO2
PA24			Segment LCD PANEL	SEG18	VDDIO2
PA25			Segment LCD PANEL	SEG19	VDDIO2

Table 3-2. PIO Controller B

I/O Line	Peripheral A	Peripheral B	Peripheral Usage		Powered by
PB0			Segment LCD PANEL	SEG20	VDDIO2
PB1			Segment LCD PANEL	SEG21	VDDIO2
PB2			Segment LCD PANEL	SEG22	VDDIO2
PB3			Segment LCD PANEL	SEG23	VDDIO2
PB4			Segment LCD PANEL	SEG24	VDDIO2
PB5			Segment LCD PANEL	SEG25	VDDIO2
PB6			Segment LCD PANEL	SEG26	VDDIO2
PB7			Segment LCD PANEL	SEG27	VDDIO2
PB8			Segment LCD PANEL	SEG28	VDDIO2
PB9			Segment LCD PANEL	SEG29	VDDIO2
PB10			Segment LCD PANEL	SEG30	VDDIO2
PB11			Segment LCD PANEL	SEG31	VDDIO2
PB12	NPCS3		Segment LCD PANEL	SEG32	VDDIO2
PB13	NPCS2		Segment LCD PANEL	SEG33	VDDIO2
PB14	NPCS1		Segment LCD PANEL	SEG34	VDDIO2
PB15	RTS1		Segment LCD PANEL	SEG35	VDDIO2
PB16	RTS0		Segment LCD PANEL	SEG36	VDDIO2
PB17	DTR1		Segment LCD PANEL	SEG37	VDDIO2
PB18	PWM0		Segment LCD PANEL	SEG38	VDDIO2
PB19	PWM1		Segment LCD PANEL	SEG39	VDDIO2
PB20	PWM2		Segment LCD PANEL	COM6	VDDIO2
PB21	PWM3		Segment LCD PANEL	COM7	VDDIO2
PB22	NPCS1	PCK1	Segment LCD PANEL	COM8	VDDIO2
PB23	PCK0	NPCS3	Segment LCD PANEL	COM9	VDDIO2

Table 3-3. PIO Controller C

I/O Line	Peripheral A	Peripheral B	Peripheral Usage		Powered by
PC0	CTS1	PWM2	User's Input Buttons	OK	VDDIO1
PC1	DCD1	TIOA2	User's Input Buttons	UP	VDDIO1
PC2	DTR1	TIOB2	User's Input Buttons	RIGHT	VDDIO1
PC3	DSR1	TCLK1	User's Input Buttons	DOWN	VDDIO1
PC4	RI1	TCLK2	User's Input Buttons	LEFT	VDDIO1
PC5	IRQ1	NPCS2	ZIGBEE	IRQ1	VDDIO1
PC6	NPCS1	PCK2	ZIGBEE	NPCS1	VDDIO1
PC7	PWM0	TIOA0	MAX3318E	FORCEOFF	VDDIO1
PC8	PWM1	TIOB0	ZIGBEE	RSIN	VDDIO1
PC9	PWM2	SCK0	ZIGBEE	SLP_IR	VDDIO1
PC10	TWD	NPCS3			VDDIO1
PC11	TWCK	TCLK0			VDDIO1
PC12	RXD0	NPCS3	MAX3318E	FORCEON	VDDIO1
PC13	TXD0	PCK0	MAX3318E	INVALID	VDDIO1
PC14	RTS0	ADTRG	MAX3318E	READY	VDDIO1
PC15	CTS0	PWM3	VCC/VBAT MONITOR	ENABLE	VDDIO1
PC16	DRXD	NPCS1	MAX3318E	DRXD	VDDIO1
PC17	DTXD	NPCS2	MAX3318E	DTXD	VDDIO1
PC18	NPCS0	PWM0			VDDIO1
PC19	MISO	PWM1	ZIGBEE	MISO	VDDIO1
PC20	MOSI	PWM2	ZIGBEE	MOSI	VDDIO1
PC21	SPCK	PWM3	ZIGBEE	SPCK	VDDIO1
PC22	NPCS3	TIOA1			VDDIO1
PC23	PCK0	TIOB1			VDDIO1
PC24	RXD1	PCK1			VDDIO1
PC25	TXD1	PCK2			VDDIO1
PC26	RTS0	FIQ			VDDIO1
PC27	NPCS2	IRQ0			VDDIO1
PC28	SCK1	PWM0			VDDIO1
PC29	RTS1	PWM1			VDDIO1



4.1 Configuration Straps

Table 4-1 gives details of configuration straps on the AT91SAM7L-STK rev. A starter board and their default settings.

Table 4-1.

Designation	Default Setting	Feature
J6 pins 39-40	Opened	Closed for internal flash erase ⁽¹⁾
J8	Closed	VCC jumper ⁽²⁾
SD1	Opened	Disables VDDIO2 to VDDLCD connection
SD2	2-3	Selects VCC or VDD3V6 to VDDLCD
SD3	Closed	Enables VDDOUT applying to VDDCORE
SD4	2-3	Selects VDDINLCD input
R20	IN	Enables the ICE NRST input
TP1	N.A	RX
TP2	N.A	TX
TP3	N.A	CLKIN
TP4	N.A	FWUP
TP5	N.A	ADREF
TP6	N.A	XOUT
TP7	N.A	NRSTB
TP8	N.A	VDDIO2
TP9	N.A	VDD3V6
TP10	N.A	VDDOUT

- Notes:
1. This jumper is used to erase and reinitialize the internal flash content and some of the NVM bits.
 2. This jumper is provided for power consumption measurement. By default, it is closed. To use this feature, the user has to open the strap and insert an ammeter.







Section 5


Schematics

This section contains the following schematics:



- Top Level
- Interfaces
- LCD, KBD
- Processor



ATMEL ROUSSET®					
REV. A	INIT EDIT	PP	17MAR08	XXX	XX-XXX-XX
SCALE 1/1	MODIF.	DES.	DATE	REV.	DATE
Top level				A	1/4
This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.					




SERIAL DEBUG PORT








ZIGBEE INTERFACE


Note: Pin 1 on Zigbee board RZ502 matches pin 2 on this connector



Only for AT86RF230Rev.A connexion
not required for Rev.B on

		INIT	PP	17MAR08	XXX	XX-XXX-XX
		EDIT	DES.	DATE	REV.	DATE
AT91SAM7L-STK		SCALE	1/1	REV. A		SHEET 2/4
Interfaces						





AT91SAM7L-LQFP128

		REV. A	INIT	PP	17MAR08	XXX	XX-XXX-XX
		MODIF.	DES.	DATE	VER.	DATE	
AT91SAM7L-STK Processor		SCALE	1/1				SHEET 4/4
<small>This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.</small>							



6.1 Q1 Footprint Incorrect

Transistor Q1 is incorrectly connected. The schematic is right but the PCB connections of pins S and D are swapped => the protection diode is polarized forward (permanent current flow across the bridge) and the MOS is not operating properly (non accurate battery level measurement).

Problem Fix/Workaround

Remove Q1 in order to avoid the parasitic 150 μ A battery drain. If battery measurement is really mandatory for some applications, Q1 has to be removed and soldered bottom up, taking care to apply the correct polarity. Additionally, a 100 K Ω pull-up resistor is needed across gate and source.

6.2 MAX3318 Control Pull-ups

The default configuration of the MAX3318 is ON. This leads to extra power consumption discharging the batteries when the AT91SAM7L128 enters OFF mode (or does not even drive PC7 and PC12 to put the MAX3318 in OFF mode).

Problem Fix/Workaround

Remove R1, R2 and R3 and add a 10M Ω pull-down resistor on PC7. This allows to Force OFF the MAX3318 when the AT91SAM7L128 enters OFF mode and to turn it on when the AT91SAM7L128 wakes up. The user can save power consumption by driving PC7 connected to the FORCEOFF pin of the MAX3318.



Section 7

Revision History

Doc Rev	Comments	Change Request Ref.
6409A	First issue.	



Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

Web Site
www.atmel.com
www.atmel.com/AT91SAM

Technical Support
AT91SAM Support
Atmel technical support

Sales Contacts
www.atmel.com/contacts/

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



© 2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, SAM-BA® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM®, ARMPowered® logo and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Atmel:](#)

[AT91SAM7L-STK](#)