

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4516B**

## **MSI**

## **Binary up/down counter**

Product specification  
File under Integrated Circuits, IC04

January 1995

Binary up/down counter

HEF4516B  
MSI

BINARY UP/DOWN COUNTER

The HEF4516B is an edge-triggered synchronous up/down 4-bit binary counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (CE), an asynchronous active HIGH parallel load input (PL), four parallel inputs (P<sub>0</sub> to P<sub>3</sub>), four parallel outputs (O<sub>0</sub> to O<sub>3</sub>), an active LOW terminal count output (TC), and an overriding asynchronous master reset input (MR).

Information on P<sub>0</sub> to P<sub>3</sub> is loaded into the counter while PL is HIGH, independent of all other input conditions except MR which must be LOW. When PL and CE are LOW, the counter changes on the LOW to HIGH transition of CP. Input UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, TC is LOW when O<sub>0</sub> to O<sub>3</sub> are HIGH and CE is LOW. When counting down, TC is LOW when O<sub>0</sub> to O<sub>3</sub> and CE are LOW. A HIGH on MR resets the counter (O<sub>0</sub> to O<sub>3</sub> = LOW) independent of all other input conditions.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4516BP(N): 16-lead DIL; plastic (SOT38-1)  
 HEF4516BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)  
 HEF4516BT(D): 16-lead SO; plastic (SOT109-1)  
 ( ): Package Designator North America

PINNING

PL	parallel load input (active HIGH)	UP/DN	up/down count control input
P <sub>0</sub> to P <sub>3</sub>	parallel inputs	MR	master reset input
CE	count enable input (active LOW)	TC	terminal count output (active LOW)
CP	clock pulse input (LOW to HIGH, edge triggered)	O <sub>0</sub> to O <sub>3</sub>	parallel outputs

FAMILY DATA

I<sub>DD</sub> LIMITS category MSI

} see Family Specifications

Binary up/down counter

HEF4516B  
MSI





Fig. 3a Logic diagram (continued in Fig. 3b).

Binary up/down counter

HEF4516B  
MSI



7Z74556

Fig. 3b Logic diagram (continued from Fig. 3a).

Binary up/down counter

HEF4516B  
MSI

FUNCTION TABLE

MR	PL	UP/DN	CE	CP	mode
L	H	X	X	X	parallel load
L	L	X	H	X	no change
L	L	L	L	$\int$	count down
L	L	H	L	$\int$	count up
H	X	X	X	X	reset

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

$\int$  = positive-going transition




Fig. 4 State diagram.

Logic equation for terminal count:

$$\overline{TC} = \overline{CE} \cdot \{ (UP/DN) \cdot O_0 \cdot O_1 \cdot O_2 \cdot O_3 + (UP/DN) \cdot \overline{O_0} \cdot \overline{O_1} \cdot \overline{O_2} \cdot \overline{O_3} \}$$

A.C. CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; input transition times ≤ 20 ns

	V <sub>DD</sub> V	typical formula for P (μW)	where f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) Σ(f <sub>o</sub> C <sub>L</sub> ) = sum of outputs V <sub>DD</sub> = supply voltage (V)
Dynamic power dissipation per package (P)	5	1000 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	
	10	4500 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	
	15	11 200 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	

## Binary up/down counter

HEF4516B  
MSI

## A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
CP $\rightarrow$ $O_n$ HIGH to LOW	5	tPHL		145	290 ns	118 ns + (0,55 ns/pF) $C_L$
	10		60	120 ns	49 ns + (0,23 ns/pF) $C_L$	
	15		45	90 ns	37 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		155	310 ns	128 ns + (0,55 ns/pF) $C_L$
	10		65	130 ns	54 ns + (0,23 ns/pF) $C_L$	
	15		45	90 ns	37 ns + (0,16 ns/pF) $C_L$	
CP $\rightarrow$ $\overline{TC}$ HIGH to LOW	5	tPHL		260	525 ns	233 ns + (0,55 ns/pF) $C_L$
	10		105	210 ns	94 ns + (0,23 ns/pF) $C_L$	
	15		75	150 ns	67 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		180	360 ns	153 ns + (0,55 ns/pF) $C_L$
	10		75	150 ns	64 ns + (0,23 ns/pF) $C_L$	
	15		55	115 ns	47 ns + (0,16 ns/pF) $C_L$	
PL $\rightarrow$ $O_n$ HIGH to LOW	5	tPHL		125	255 ns	98 ns + (0,55 ns/pF) $C_L$
	10		55	110 ns	44 ns + (0,23 ns/pF) $C_L$	
	15		40	85 ns	32 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		170	340 ns	143 ns + (0,55 ns/pF) $C_L$
	10		70	140 ns	59 ns + (0,23 ns/pF) $C_L$	
	15		50	105 ns	42 ns + (0,16 ns/pF) $C_L$	
PL $\rightarrow$ $\overline{TC}$ HIGH to LOW	5	tPHL		250	500 ns	223 ns + (0,55 ns/pF) $C_L$
	10		110	220 ns	99 ns + (0,23 ns/pF) $C_L$	
	15		80	160 ns	72 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		250	500 ns	223 ns + (0,55 ns/pF) $C_L$
	10		110	220 ns	99 ns + (0,23 ns/pF) $C_L$	
	15		80	160 ns	72 ns + (0,16 ns/pF) $C_L$	
$\overline{CE} \rightarrow \overline{TC}$ HIGH to LOW	5	tPHL		165	330 ns	138 ns + (0,55 ns/pF) $C_L$
	10		65	135 ns	54 ns + (0,23 ns/pF) $C_L$	
	15		50	100 ns	42 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		145	290 ns	118 ns + (0,55 ns/pF) $C_L$
	10		60	125 ns	49 ns + (0,23 ns/pF) $C_L$	
	15		45	95 ns	37 ns + (0,16 ns/pF) $C_L$	
MR $\rightarrow$ $O_n, \overline{TC}$ HIGH to LOW	5	tPHL		205	405 ns	178 ns + (0,55 ns/pF) $C_L$
	10		65	130 ns	54 ns + (0,23 ns/pF) $C_L$	
	15		45	85 ns	37 ns + (0,16 ns/pF) $C_L$	
MR $\rightarrow$ $\overline{TC}$ LOW to HIGH	5	tPLH		225	450 ns	198 ns + (0,55 ns/pF) $C_L$
	10		75	150 ns	64 ns + (0,23 ns/pF) $C_L$	
	15		50	100 ns	42 ns + (0,16 ns/pF) $C_L$	

## Binary up/down counter

HEF4516B  
MSI

## A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Output transition times HIGH to LOW	5	$t_{THL}$		60	120 ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10			30	60 ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$
	15			20	40 ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$
LOW to HIGH	5	$t_{TLH}$		60	120 ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10			30	60 ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$
	15			20	40 ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$
Minimum clock pulse width; LOW	5	$t_{WCPL}$	95	45	ns	
	10		35	20	ns	
	15		25	15	ns	
Minimum PL pulse width; HIGH	5	$t_{WPLH}$	105	55	ns	
	10		45	25	ns	
	15		35	15	ns	
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	120	60	ns	
	10		50	25	ns	
	15		40	20	ns	
Recovery time for MR	5	$t_{RMR}$	130	65	ns	
	10		45	20	ns	
	15		30	15	ns	
Recovery time for PL	5	$t_{RPL}$	150	75	ns	
	10		50	25	ns	
	15		30	15	ns	
Set-up times $P_n \rightarrow PL$	5	$t_{su}$	100	50	ns	
	10		50	25	ns	
	15		40	20	ns	
$UP/\overline{DN} \rightarrow CP$	5	$t_{su}$	250	125	ns	
	10		100	50	ns	
	15		75	35	ns	
$\overline{CE} \rightarrow CP$	5	$t_{su}$	120	60	ns	
	10		40	20	ns	
	15		25	10	ns	
Hold times $P_n \rightarrow PL$	5	$t_{hold}$	10	-40	ns	
	10		5	-20	ns	
	15		0	-20	ns	
$UP/\overline{DN} \rightarrow CP$	5	$t_{hold}$	35	-90	ns	
	10		15	-35	ns	
	15		15	-25	ns	
$\overline{CE} \rightarrow CP$	5	$t_{hold}$	20	-40	ns	
	10		5	-15	ns	
	15		5	-10	ns	
Maximum clock pulse frequency	5	$f_{max}$	3	6	MHz	
	10		7	14	MHz	
	15		9	18	MHz	

see also waveforms  
Figs 5 and 6

Binary up/down counter

HEF4516B  
MSI




Fig. 5 Waveforms showing minimum pulse width for CP, set-up and hold times for  $\overline{CE}$  to CP and UP/DN to CP.




Fig. 6 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for  $P_n$  to PL.

Binary up/down counter

HEF4516B  
MSI




Fig. 7 Timing diagram.