RAA730501

Monolithic Programmable Analog IC

R02DS0009EJ0120
Rev.1.20
May. 31, 2014

Overview

The RAA730501 is a monolithic programmable analog IC with a range of on-chip circuits such as an instrumentation amplifier, a D/A converter, and a temperature sensor, allowing the RAA730501 to be used as an analog front-end device for processing minute sensor signals. The RAA730501 uses a Serial Peripheral Interface (SPI) to allow external devices to control each on-chip circuit, enabling a more compact package and a reduction in the number of control pins. The compact package used by the RAA730501—a 48-pin LQFP—in turns enables a more compact set design.

Features

- On-chip instrumentation amplifier × 1 ch
- On-chip D/A converter × 1 ch
- On-chip variable output voltage regulator × 1 ch
- On-chip reference voltage generator × 1 ch
- On-chip temperature sensor × 1 ch
- On-chip SPI × 1 ch
- Includes a low-current mode.
- Operating voltage range: 3.0 V ≤ V_{DD} ≤ 5.5 V
- Operating temperature range: -40°C ≤ T_A ≤ 105°C
- Package: 48-pin plastic LQFP (fine pitch) (7 × 7)

Applications

- Home appliances
- Industrial equipment
- Healthcare equipment

Ordering Information

Pin count	Package	Part Number
48 pins	48-pin plastic LQFP (fine pitch) (7 × 7)	RAA730501CFP, RAA730501DFP



How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, electronic circuits.

- To gain a general understanding of functions:
  →Read this manual in the order of the CONTENTS.
- To check the revised points :
  →The mark <R> shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

Conventions

Data significance	: Higher digits on the left and lower digits on the right
Active low representations	: $\overline{\text{xxx}}$ (overscore over pin and signal name)
Note	: Footnote for item marked with Note in the text
Caution	: Information requiring particular attention
Remark	: Supplementary information
Numerical representations	: Binary ...xxxx or xxxxB Decimal ...xxxx Hexadecimal ...xxxxH

Contents

1. Pin Configuration

1.1 Pin Layout

- 48-pin plastic LQFP (fine pitch) (7 x 7)



Cautions 1. Make the voltage of AGND1, AGND2, and DGND the same.

2. Make the voltage of AV_{DD1}, AV_{DD2}, and DV_{DD} the same.

3. Connect the LDO_OUT pin to AGND2 via a capacitor (4.7 µF: recommended).

4. Connect the BGR_OUT pin to AGND2 via a capacitor (0.1 µF: recommended).

5. Leave the TEST pins open.

1.2 Block Diagram



1.3 Pin Functions

Table 1-1 Pin Functions (1/2)

Pin No.	Pin Name	I/O	Pin Functions
1	DGND	-	GND pin for SPI
2	DV_{DD}	-	Power supply pin for SPI
3	DGND	-	GND pins for SPI
4	DGND	-	
5	DGND	-	
6	DGND	-	
7	$\overline{RESET}$	I	External reset pin
8	AGND2	-	GND pins for variable output voltage regulator and reference voltage generator
9	AGND2	-	
10	AGND2	-	
11	AGND2	-	
12	TEMP_OUT	O	Temperature sensor output pin
13	BGR_OUT	O	Reference voltage generator output pin
14	AGND2	-	GND pins for variable output voltage regulator and reference voltage generator
15	AGND2	-	
16	LDO_OUT	O	Variable output voltage regulator output pin
17	AGND1	-	GND pin for instrumentation amplifier
18	AV_{DD2}	-	Power supply pin for instrumentation amplifier
19	AGND1	-	GND pins for variable output voltage regulator and reference voltage generator
20	AGND1	-	
21	AMPINP0	I	Instrumentation amplifier input pin 0 (+)
22	AMPINM0	I	Instrumentation amplifier input pin 0 (-)
23	AMPINP1	I	Instrumentation amplifier input pin 1 (+)
24	AMPINM1	I	Instrumentation amplifier input pin 1 (-)
25	AMPINP2	I	Instrumentation amplifier input pin 2 (+)
26	AMPINM2	I	Instrumentation amplifier input pin 2 (-)
27	AGND1	-	GND pins for instrumentation amplifier
28	AGND1	-	
29	AGND1	-	
30	AV_{DD1}	-	Power supply pin for instrumentation amplifier
31	AMP_OUT	O	Instrumentation amplifier output pin
32	DAC_OUT/ VREFIN	I/O	D/A converter analog voltage output pin/instrumentation amplifier reference voltage input pin
33	TEST	-	Test pins
34	TEST	-	
35	TEST	-	
36	TEST	-	
37	AGND1	-	GND pins for instrumentation amplifier
38	AGND1	-	
39	AGND1	-	
40	AGND1	-	

Table 1-1 Pin Functions (2/2)

Pin No.	Pin Name	I/O	Pin Functions
41	AGND1	–	GND pins for instrumentation amplifier
42	AGND1	–	
43	DGND	–	GND pins for SPI
44	DGND	–	
45	$\overline{\text{SCLK}}$	I	Serial clock input pin for SPI
46	SDO	O	Serial data output pin for SPI
47	SDI	I	Serial data input pin for SPI
48	$\overline{\text{CS}}$	I	Chip select input pin for SPI

1.4 Connection of Unused Pins

Table 1-2 Connection of Unused Pins

Pin No.	I/O	Recommended Connection of Unused Pins
TEMP_OUT	O	Leave open.
AMPINP0	I	Connect to AGND1.
AMPINM0	I	
AMPINP1	I	
AMPINM1	I	
AMPINP2	I	
AMPINM2	I	
AMP_OUT	O	Leave open.
DAC_OUT/VREFIN	I/O	
$\overline{SCLK}$	I	
SDO	O	
SDI	I	
$\overline{CS}$	I	
BGR_OUT	O	
LDO_OUT	O	
$\overline{RESET}$	I	Connect to DV_{DD} directly or via a resistor.

1.5 Pin I/O Circuits

Figure 1-1. Pin I/O Circuit Type (1/2)

Pin Name	Equivalent Circuit	Pin Name	Equivalent Circuit
$\overline{\text{RESET}}$	 Schmitt-triggered input with hysteresis characteristics	AMPINP0 AMPINM0 AMPINP1 AMPINM1 AMPINP2 AMPINM2	
SDO		$\overline{\text{SCLK}}$ $\overline{\text{SDI}}$ $\overline{\text{CS}}$	
LDO_OUT		DAC_OUT/ VREFIN	

Figure 1-1. Pin I/O Circuit Type (2/2)

Pin Name	Equivalent Circuit	Pin Name	Equivalent Circuit
AMP_OUT		TEMP_OUT	
BGR_OUT			

2. Instrumentation Amplifier

The RAA730501 has one on-chip instrumentation amplifier channel.

<R> 2.1 Overview of Instrumentation Amplifier Features

The instrumentation amplifier has the following features:

- The gain can be specified between 20 dB and 60 dB in 21 steps.
- Four operating modes are available.
- Includes a power-off function.

And also, the DAC_OUT output signal can be used as the reference voltage for instrumentation amplifier. If D/A converter is powered off, the external reference voltage is to be input to DAC_OUT/VREFIN pin. For details about use of D/A converter, see **3. D/A Converter**.

2.2 Block Diagram



2.3 Registers Controlling the Instrumentation Amplifier

The instrumentation amplifier is controlled by the following 2 registers:

- AMP control register (AC)
- AMP channel selection and power control register (ACSPC)

(1) AMP control register (AC)

This register is used to specify the operating mode and the gain of the instrumentation amplifier.
Reset signal input clears this register to 00H.

Address: 01H Reset: 00 R/W

	7	6	5	4	3	2	1	0
AC	0	CC1	CC0	GC4	GC3	GC2	GC1	GC0

CC1	CC0	Operation mode of instrumentation amplifier
0	0	High-speed mode
0	1	Mid-speed mode 2
1	0	Mid-speed mode 1
1	1	Low-speed mode

GC4	GC3	GC2	GC1	GC0	Gain (Typ.)
0	0	0	0	0	20 dB
0	0	0	0	1	22 dB
0	0	0	1	0	24 dB
0	0	0	1	1	26 dB
0	0	1	0	0	28 dB
0	0	1	0	1	30 dB
0	0	1	1	0	32 dB
0	0	1	1	1	34 dB
0	1	0	0	0	36 dB
0	1	0	0	1	38 dB
0	1	0	1	0	40 dB
0	1	0	1	1	42 dB
0	1	1	0	0	44 dB
0	1	1	0	1	46 dB
0	1	1	1	0	48 dB
0	1	1	1	1	50 dB
1	0	0	0	0	52 dB
1	0	0	0	1	54 dB
1	0	0	1	0	56 dB
1	0	0	1	1	58 dB
1	0	1	0	0	60 dB
Other than above					Setting prohibited

Remark Bit 7 can be set to 1, but this has no effect on the function.

(2) AMP channel selection and power control register (ACSPC)

This register is used to select the instrumentation amplifier input channel and enable or disable operation of the instrumentation amplifier, the D/A converter, the variable output voltage regulator, the reference voltage generator, and the temperature sensor.
Use this register to stop unused functions to reduce power consumption and noise.
When using the instrumentation amplifier, be sure to set bit 3 to 1.
Reset signal input clears this register to 00H.

Address: 04H Reset: 00H R/W

	7	6	5	4	3	2	1	0
ACSPC	MPX1	MPX0	0	0	AMPOF	DACOF	LDOOF	TEMOF

MPX1	MPX0	Source of instrumentation amplifier input
0	0	AMPINP0 pin and AMPINM0 pin
0	1	AMPINP1 pin and AMPINM1 pin
1	0	AMPINP2 pin and AMPINM2 pin
1	1	AMPINP0 pin and AMPINM0 pin

AMPOF	Operation of instrumentation amplifier
0	Stop operation of the instrumentation amplifier.
1	Enable operation of the instrumentation amplifier.

Remark Bits 5 and 4 can be set to 1, but this has no effect on the function.

2.4 Procedure for Operating the Instrumentation Amplifier

Follow the procedures below to start and stop the instrumentation amplifier.

Example of procedure for starting the instrumentation amplifier



Remark *: don't care

Example of procedure for stopping the instrumentation amplifier



3. D/A Converter

The RAA730501 has one on-chip D/A converter channel.

<R> 3.1 Overview of D/A Converter Features

The D/A converter is an 8-bit resolution converter that converts digital input signals into analog signals.

The D/A converter has the following features:

- 8-bit resolution
- R-2R ladder method
- Analog output voltage: Output voltage can be calculated with the equation shown below.
  Output voltage = Reference voltage upper limit × m/256 (m = 0 to 255: Value set to DACC register)
- Controls the reference voltage for the instrumentation amplifier
- Includes a power-off function

3.2 Block Diagram



3.3 Registers Controlling the D/A Converter

The D/A converter is controlled by the following 3 registers:

- DAC control register (DACC)
- DAC reference voltage control register (DACRC)
- AMP channel selection and power control register (ACSPC)

(1) DAC control register (DACC)

This register is used to specify the analog voltage to be output to the DAC_OUT pin.
The DAC_OUT output signal can be used as the reference voltage for the instrumentation amplifier.
Reset signal input clears this register to 80H.

Address: 00H Reset: 80H R/W

	7	6	5	4	3	2	1	0
DACC	DAC7	DAC6	DAC5	DAC4	DAC3	DAC2	DAC1	DAC0

Remark To calculate the output voltage, see **3. 1 Overview of D/A converter features**.

<R> (2) **DAC reference voltage control register (DACRC)**

This register is used to specify the upper limit (VRT) of the reference voltage for the D/A converter.
Reset signal input clears this register to 00H.

Address: 03H Reset: 00 R/W

	7	6	5	4	3	2	1	0
DACRC	0	0	0	0	0	0	VRT1	VRT0

VRT1	VRT0	Reference voltage upper limit (Typ.)
0	0	AV_{DD1}
0	1	$AV_{DD1} \times 4/5$
1	0	$AV_{DD1} \times 3/5$
1	1	AV_{DD1}

Remark Bits 7 to 2 can be set to 1, but this has no effect on the function.

(3) AMP channel selection and power control register (ACSPC)

This register is used to select the instrumentation amplifier input channel and enable or disable operation of the instrumentation amplifier, the D/A converter, the variable output voltage regulator, the reference voltage generator, and the temperature sensor.
Use this register to stop unused functions to reduce power consumption and noise.
When using the D/A converter, be sure to set bit 2 to 1.
Reset signal input clears this register to 00H.

Address: 04H Reset: 00 R/W

	7	6	5	4	3	2	1	0
ACSPC	MPX1	MPX0	0	0	AMPOF	DACOF	LDOOF	TEMOF

DACOF	Operation of D/A converter
0	Stop operation of the D/A converter.
1	Enable operation of the D/A converter.

Remark Bits 5 and 4 can be set to 1, but this has no effect on the function.

3.4 Procedure for Operating the D/A Converter

Follow the procedures below to start and stop the D/A converter.

Example of procedure for starting the D/A converter



Remark *: don't care

Example of procedure for stopping the D/A converter



3.5 Notes on Using the D/A Converter

Observe the following points when using the D/A converter:

(1) Only a very small current can flow from the DAC_OUT pin because the output impedance of the D/A converter is high. If the load input impedance is low, insert a follower amplifier between the load and the DAC_OUT pin. Also, make sure that the wiring between the pin and the follower amplifier or load is as short as possible (because of the high output impedance). If it is not possible to keep the wiring short, take measures such as surrounding the pin with a ground pattern.

(2) If inputting an external reference power supply to the VREFIN pin, be sure to set the DACOF bit to 0.

4. Temperature sensor

The RAA730501 has one on-chip temperature sensor channel.

4.1 Overview of Temperature Sensor Features

The temperature sensor has the following features:

- Output voltage temperature coefficient: -5 mV/°C (Typ.)
- Includes a power-off function

4.2 Block Diagram



4.3 Registers Controlling the Temperature Sensor

The temperature sensor is controlled by the AMP channel selection and power control register (ACSPC).

(1) AMP channel selection and power control register (ACSPC)

This register is used to select the instrumentation amplifier input channel and enable or disable operation of the instrumentation amplifier, the D/A converter, the variable output voltage regulator, the reference voltage generator, and the temperature sensor.
Use this register to stop unused functions to reduce power consumption and noise.
When selecting the signal to be input to the temperature sensor, be sure to set bit 0 to 1.
Reset signal input clears this register to 00H.

Address: 04H Reset: 00H R/W

	7	6	5	4	3	2	1	0
ACSPC	MPX1	MPX0	0	0	AMPOF	DACOF	LDOOF	TEMPOF

TEMPOF	Operation of temperature sensor
0	Stop operation of the temperature sensor.
1	Enable operation of the temperature sensor.

Remark Bits 5 to 4 can be set to 1, but this has no effect on the function.

4.4 Procedure for Operating the Temperature Sensor

Follow the procedures below to start and stop the temperature sensor.

Example of procedure for starting the temperature sensor



Example of procedure for stopping the temperature sensor



5. Variable Output Voltage Regulator

The RAA730501 has one on-chip variable output voltage regulator channel. This is a series regulator that generates a voltage of 3.3 V (default) from a supplied voltage of 5 V.

5.1 Overview of Variable Output Voltage Regulator Features

The variable output voltage regulator has the following features:

- Output voltage range: 2.0 to 3.3 V (Typ.)
- Output current: 15 mA (Max.)
- Includes a power-off function.

5.2 Block Diagram



5.3 Registers Controlling the Variable Output Voltage Regulator

The variable output voltage regulator is controlled by the following 2 registers:

- LDO control register (LDOC)
- AMP channel selection and power control register (ACSPC)

(1) LDO control register (LDOC)

This register is used to specify the output voltage of the variable output voltage regulator.
Reset signal input sets this register to 0DH.

Address: 02H Reset: 0DH R/W

	7	6	5	4	3	2	1	0
LDOC	0	0	0	0	LDO3	LDO2	LDO1	LDO0

LDO3	LDO2	LDO1	LDO0	Output voltage of variable output voltage regulator (Typ.)
0	0	0	0	2.0 V
0	0	0	1	2.1 V
0	0	1	0	2.2 V
0	0	1	1	2.3 V
0	1	0	0	2.4 V
0	1	0	1	2.5 V
0	1	1	0	2.6 V
0	1	1	1	2.7 V
1	0	0	0	2.8 V
1	0	0	1	2.9 V
1	0	1	0	3.0 V
1	0	1	1	3.1 V
1	1	0	0	3.2 V
1	1	0	1	3.3 V Note
Other than above				Setting prohibited

Note Output voltage of 3.3 V is available when the power supply voltage is 4 V or more.

Remark Bits 7 to 4 can be set to 1, but this has no effect on the function.

(2) AMP channel selection and power control register (ACSPC)

This register is used to select the instrumentation amplifier input channel and enable or disable operation of the instrumentation amplifier, the D/A converter, the variable output voltage regulator, the reference voltage generator, and the temperature sensor.
Use this register to stop unused functions to reduce power consumption and noise.
When using the variable output voltage regulator and reference voltage generator, be sure to set bit 1 to 1.
Reset signal input clears this register to 00H.

Address: 04H Reset: 00H R/W

	7	6	5	4	3	2	1	0
ACSPC	MPX1	MPX0	0	0	AMPOF	DACOF	LDOOF	TMPOF

LDOOF	Operation of variable output voltage regulator and reference voltage generator
0	Stop operation of the variable output voltage regulator and reference voltage generator.
1	Enable operation of the variable output voltage regulator and reference voltage generator.

Remark Bits 5 and 4 can be set to 1, but this has no effect on the function.

5.4 Procedure for Operating the Variable Output Voltage Regulator

Follow the procedures below to start and stop the variable output voltage regulator and reference voltage generator.

Example of procedure for starting the variable output voltage regulator and reference voltage generator



Remark *: don't care

Example of procedure for stopping the variable output voltage regulator and reference voltage generator



6. Reference Voltage Generator

The RAA730501 has one on-chip reference voltage regulator channel.

6.1 Overview of Reference Voltage Generator Features

The reference voltage regulator has the following features:

- Output reference voltage: 1.21 V (Typ.)
- Includes a power-off function.

6.2 Block Diagram



6.3 Registers Controlling the Reference Voltage Generator

The reference voltage generator is controlled by the AMP channel selection and power control register (ACSPC).
For details about the register setting, see **5.3 (2) AMP channel selection and power control register (ACSPC)**.

6.4 Procedure for Operating the Reference Voltage Generator

For details about the procedure for operating the reference voltage generator, see **5.4 Procedure for Operating the Variable Output Voltage Regulator**.

6.5 Notes on Using the Reference Voltage Generator

Observe the following points when using the reference voltage generator:

(1) Only a very small current can flow from the BGR_OUT pin because the output impedance of the reference voltage generator is high. If the load input impedance is low, insert a follower amplifier between the load and the BGR_OUT pin. Also, make sure that the wiring between the pin and the follower amplifier or load is as short as possible (because of the high output impedance). If it is not possible to keep the wiring short, take measures such as surrounding the pin with a ground pattern.

7. SPI

7.1 Overview of SPI Features

The SPI is used to allow control from external devices by using clocked communication via four lines: a serial clock line ($\overline{SCLK}$), two serial data lines (SDI and SDO), and a chip select input line ($\overline{CS}$).

Data transmission/reception:

- 16-bit data unit
- MSB first

Figure 7-1. SPI Configuration Example



<R> **Caution After turning on DV_{DD}, be sure to generate external reset by inputting a reset signal to $\overline{RESET}$ pin before starting SPI communication. For details, see 8 Reset.**

7.2 SPI Communication

The SPI transmits and receives data in 16-bit units. Data can be transmitted and received when $\overline{CS}$ is low. Data is transmitted one bit at a time in synchronization with the falling edge of the serial clock, and is received one bit at a time in synchronization with the rising edge of the serial clock. When the R/W bit is 1, data is written to the SPI control register in accordance with the address/data setting after the 16th rising edge of $\overline{SCLK}$ has been detected following the fall of $\overline{CS}$. The operation specified by the data is then executed. When the R/W bit is 0, the data is output from the register in accordance with the address/data setting in synchronization with the 9th and later falling edges of $\overline{SCLK}$ following the fall of $\overline{CS}$.

Figure 7-2. SPI Communication Timing



Table 7-1. SPI Control Registers

Address	SPI Control Registers	R/W	After Reset
00H	DAC control register (DACC)	R/W	80H
01H	AMP control register (AC)	R/W	00H
02H	LDO control register (LDOC)	R/W	0DH
03H	DAC reference voltage control register (DACRC)	R/W	00H
04H	AMP channel selection and power control register (ACSPC)	R/W	00H
05H	Reset control register (RC)	R/W	00H[Note]

Note The reset control register (RC) is not initialized to 00H by generating internal reset of the reset control register (RC). For details, see **8. Reset**.

<R> 8. Reset

8.1 Overview of Reset Feature

The RAA730501 has an on-chip reset function. The SPI control registers are initialized by reset. A reset can be generated in the following two ways:

- External reset by inputting an external reset signal to the $\overline{\text{RESET}}$ pin
- Internal reset by writing 1 to the RESET bit of the reset control register (RC)

The functions of the external reset and the internal reset are described below.

- After turning on DV_{DD}, be sure to generate external reset by inputting a reset signal to $\overline{\text{RESET}}$ pin before starting SPI communication.
- During reset, each function is shifted to the status shown in Table 8-1. The status of each SPI control register after reset has been acknowledged is shown in Table 8-2. After reset, the status of each pin is shown in Table 8-3.
- External reset is generated when a low-level signal is input to the $\overline{\text{RESET}}$ pin. On the other hand, internal reset is generated when 1 is written to the RESET bit of the reset control register (RC).
- External reset is subsequently cancelled by inputting a high-level signal to $\overline{\text{RESET}}$ pin after a low-level signal is input to this pin. On the other hand, internal reset is subsequently cancelled by writing 0 to the RESET bit of the reset control register (RC) after 1 is written to the same bit of this register.

Caution When generating an external reset, input a low-level signal to the $\overline{\text{RESET}}$ pin for at least 10 μs.

Table 8-1. Statuses During Reset

Function Block	External Reset from $\overline{\text{RESET}}$ Pin	Internal Reset by Reset Control Register (RC)
Instrumentation amplifier	Operation stops.	
D/A converter	Operation stops.	
Temperature sensor	Operation stops.	
Variable output voltage regulator	Operation stops.	
Reference voltage source	Operation stops.	
SPI	Operation stops.	Operation is enabled.

Table 8-2. Statuses of SPI Control Registers After a Reset Is Acknowledged

Address	SPI Control Register	Status After a Reset Is Acknowledged	
		External Reset	Internal Reset
00H	DAC control register (DACC)	80H	80H
01H	AMP control register (AC)	00H	00H
02H	LDO control register (LDOC)	0DH	0DH
03H	DAC reference voltage control register (DACRC)	00H	00H
04H	AMP channel selection and power control register (ACSPC)	00H	00H
05H	Reset control register (RC)	00H	01H[Note]

Note The reset control register (RC) is not initialized by generating internal reset of the reset control register (RC), but it can be done to 00H by generating external reset from $\overline{\text{RESET}}$ pin or by writing 0 to the RESET bit of the reset control register (RC).

Table 8-3. Pin Statuses After a Reset

Pin Name	External Reset from $\overline{\text{RESET}}$ Pin	Internal Reset by Reset Control Register (RC)
TEMP_OUT	Pull-down	Pull-down
BGR_OUT	Pull-down	Pull-down
LDO_OUT	Pull-down	Pull-down
AMPINP0	Hi-Z	Hi-Z
AMPINM0	Hi-Z	Hi-Z
AMPINP1	Hi-Z	Hi-Z
AMPINM1	Hi-Z	Hi-Z
AMPINP2	Hi-Z	Hi-Z
AMPINM2	Hi-Z	Hi-Z
AMP_OUT	Hi-Z	Hi-Z
DAC_OUT/VREFIN	Pull-down input	Pull-down input
$\overline{\text{SCLK}}$	Hi-Z	Pull-up input
SDO	Hi-Z (open drain)	Hi-Z (open drain)
SDI	Hi-Z	Pull-up input
$\overline{\text{CS}}$	Hi-Z	Pull-up input

8.2 Registers Controlling the Reset Feature

(1) Reset control register (RC)

This register is used to control the reset feature.

An internal reset can be generated by writing 1 to the RESET bit. The reset control register (RC) is initialized to 00H by generating external reset from $\overline{\text{RESET}}$ pin or by writing 0 to the RESET bit of the reset control register (RC).

Address: 05H Reset: 00H[Note] R/W

	7	6	5	4	3	2	1	0
RC	0	0	0	0	0	0	0	RESET

RESET	Reset request by internal reset signal
0	Do not make a reset request by using the internal reset signal, or cancel the reset.
1	Make a reset request by using the internal reset signal, or the reset signal is currently being input.

Note The reset control register (RC) is not initialized by generating internal reset of the reset control register (RC), but it can be done to 00H by generating external reset from $\overline{\text{RESET}}$ pin or by writing 0 to the RESET bit of the reset control register (RC).

Caution When the RESET bit is 1, writing to any register other than the reset control register (RC) is ignored. Initializing the reset control register (RC) to 00H by external reset, or writing 0 to the RESET bit enable writing to all the registers.

Remark Bits 7 to 1 are fixed at 0 of read only.

9. Electrical Specifications

9.1 Absolute Maximum Ratings

(T_A = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	AV_{DD}	AV_{DD1}, AV_{DD2}	-0.3 to +6.0	V
	DV_{DD}	DV_{DD}	-0.3 to +6.0	V
	AGND	AGND1, AGND2	-0.3 to +0.3	V
	DGND	DGND	-0.3 to +0.3	V
Input voltage	V_{I1}	AMPINM0, AMPINM1, AMPINM2, AMPINP0, AMPINP1, AMPINP2, $\overline{RESET}$, VREFIN	-0.3 to AV_{DD} + 0.3[Note]	V
	V_{I2}	$\overline{SCLK}$, SDI, $\overline{CS}$, TEST	-0.3 to DV_{DD} + 0.3[Note]	V
Output voltage	V_{O1}	LDO_OUT, BGR_OUT, AMP_OUT, DAC_OUT	-0.3 to AV_{DD} + 0.3[Note]	V
	V_{O2}	SDO	-0.3 to DV_{DD} + 0.3[Note]	V
Output current	Io1	AMP_OUT, DAC_OUT, TEMP_OUT	1	mA
	Io2	SDO	-10	mA
	V_{LDO}	LDO_OUT	15	mA
Operating ambient temperature	T_A		-40 to +105	°C
<R> Storage temperature	T_{stg}		-40 to +150	°C

Note Must be 6.0 V or lower

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

<R> 9.2 Operating Condition

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
Power supply voltage range	V_{DDOP}	AV_{DD1}, AV_{DD2}, DV_{DD}	3.0	–	5.5	V
Operating temperature range	T_{OP}		-40	–	105	°C

9.3 Supply Current Characteristics

(-40°C ≤ T_A ≤ 105°C, AVDD1 = AVDD2 = DVDD = 5.0 V)

Parameter	Symbol	Conditions		Ratings			Unit
				MIN	TYP	MAX	
Supply current	I_{stby1} Note	AMPOF = DACOF = LDOOF = TEMPOF = 0	T_A = -40°C	–	100	150	nA
			T_A = +25°C	–	140	210	nA
			T_A = +50°C	–	290	550	nA
			T_A = +85°C	–	850	1850	nA
			T_A = +105°C	–	1600	4000	nA
	I_{m1} Note	AMPOF = DACOF = LDOOF = TEMPOF = 1, (instrumentation amplifier, D/A converter, variable output voltage regulator, and temperature sensor are operating) CC1, CC0 = 0, 0		–	1.6	3.2	mA
	I_{m2} Note	AMPOF = DACOF = LDOOF = TEMPOF = 1, (instrumentation amplifier, D/A converter, variable output voltage regulator, and temperature sensor are operating) CC1, CC0 = 0, 1		–	1.1	2.3	mA
	I_{m3} Note	AMPOF = DACOF = LDOOF = TEMPOF = 1, (instrumentation amplifier, D/A converter, variable output voltage regulator, and temperature sensor are operating) CC1, CC0 = 1, 0		–	1.0	2.0	mA
	I_{m4} Note	AMPOF = DACOF = LDOOF = TEMPOF = 1, (instrumentation amplifier, D/A converter, variable output voltage regulator, and temperature sensor are operating) CC1, CC0 = 1, 1		–	0.8	1.6	mA

Note Total current flowing to internal power supplies AV_{DD1}, AV_{DD2}, and DV_{DD}. Current flowing through the pull-up resistor is not included. The input leakage current flowing when the level of the input pin is fixed to AV_{DD1}, AV_{DD2} or DV_{DD}, or AGND1, AGND2 or DGND is included.

9.4 Electrical Specifications of Each Block

(1) Instrumentation amplifier

(-40°C ≤ T_A ≤ 105°C, AV_{DD1} = AV_{DD2} = DV_{DD} = 5.0 V, VREFIN = 1.7 V, AMPOF = 1, DACOF = 0)

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
Current consumption	Icc00	CC1, CC0 = 0, 0	–	980	1750	µA
	Icc01	CC1, CC0 = 0, 1	–	530	930	µA
	Icc10	CC1, CC0 = 1, 0	–	370	650	µA
	Icc11	CC1, CC0 = 1, 1	–	175	285	µA
Input voltage	VINL		AGND1 - 0.1	–	–	V
	VINH		–	–	AV_{DD1} - 1.5	V
Output voltage	VOUTL	IOL = -200 µA	–	AGND1 + 0.03	AGND1 + 0.06	V
	VOUTH	IOH = 200 µA	AV_{DD1} - 0.06	AV_{DD1} - 0.03	–	V
Settling time	t_{SET_AMP1}	AC = 00H (20 dB), CC1, CC0 = 0, 0, CL = 30 pF, output voltage = 1V_{PP}, output convergence voltage V_{PP} = 999 mV	–	–	7	µs
	t_{SET_AMP2}	AC = 20H (20 dB), CC1, CC0 = 0, 1, CL = 30 pF, output voltage = 1V_{PP}, output convergence voltage V_{PP} = 999 mV	–	–	14	µs
	t_{SET_AMP3}	AC = 40H (20 dB), CC1, CC0 = 1, 0, CL = 30 pF, output voltage = 1V_{PP}, output convergence voltage V_{PP} = 999 mV	–	–	21	µs
	t_{SET_AMP4}	AC = 60H (20 dB), CC1, CC0 = 1, 1, CL = 30 pF, output voltage = 1V_{PP}, output convergence voltage V_{PP} = 999 mV	–	–	63	µs
Gain bandwidth	GBW00	C_{LMAX} = 30 pF, AC = 14H (60 dB) CC1, CC0 = 0, 0	–	3.4	–	MHz
	GBW01	C_{LMAX} = 30 pF, AC = 34H (60 dB) CC1, CC0 = 0, 1	–	1.7	–	MHz
	GBW10	C_{LMAX} = 30 pF, AC = 54H (60 dB) CC1, CC0 = 1, 0	–	1.0	–	MHz
	GBW11	C_{LMAX} = 30 pF, AC = 74H (60 dB) CC1, CC0 = 1, 1	–	0.28	–	MHz
Equivalent input noise	En00	AC = 14H (60 dB), f = 1 KHz, CC1, CC0 = 0, 0	–	92	–	nV/√ Hz
	En01	AC = 34H (60 dB), f = 1 KHz, CC1, CC0 = 0, 1	–	120	–	nV/√ Hz
	En10	AC = 54H (60 dB), f = 1 KHz, CC1, CC0 = 1, 0	–	145	–	nV/√ Hz
	En11	AC = 74H (60 dB), f = 1 KHz, CC1, CC0 = 1, 1	–	250	–	nV/√ Hz

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
Input conversion offset voltage	VOFF00	AC = 00H (20 dB), T_A = 25°C, CC1, CC0 = 0, 0	-7	–	7	mV
	VOFF01	AC = 20H (20 dB), T_A = 25°C, CC1, CC0 = 0, 1	-10	–	10	mV
	VOFF10	AC = 40H (20 dB), T_A = 25°C, CC1, CC0 = 1, 0	-10	–	10	mV
	VOFF11	AC = 60H (20 dB), T_A = 25°C, CC1, CC0 = 1, 1	-12	–	12	mV
Input conversion offset voltage temperature coefficient	VOTC		–	±2.6	–	µV/°C
Slew rate	SR00	AC = 00H (20 dB), CC1, CC0 = 0, 0, CL = 30 pF	–	0.90	–	V/µs
	SR01	AC = 20H (20 dB), CC1, CC0 = 0, 1, CL = 30 pF	–	0.45	–	V/µs
	SR10	AC = 40H (20 dB), CC1, CC0 = 1, 0, CL = 30 pF	–	0.30	–	V/µs
	SR11	AC = 60H (20 dB), CC1, CC0 = 1, 1, CL = 30 pF	–	0.11	–	V/µs
Common mode rejection ratio	CMRR00	AC = 14H (60 dB), f = 1 KHz, CC1, CC0 = 0, 0	–	86	–	dB
	CMRR01	AC = 34H (60 dB), f = 1 KHz, CC1, CC0 = 0, 1	–	84	–	dB
	CMRR10	AC = 54H (60 dB), f = 1 KHz, CC1, CC0 = 1, 0	–	82	–	dB
	CMRR11	AC = 74H (60 dB), f = 1 KHz, CC1, CC0 = 1, 1	–	80	–	dB
Power supply rejection ratio	PSRR00	AC = 00H (20 dB), f = 1 KHz, CC1, CC0 = 0, 0	–	80	–	dB
	PSRR01	AC = 20H (20 dB), f = 1 KHz, CC1, CC0 = 0, 1	–	76	–	dB
	PSRR10	AC = 40H (20 dB), f = 1 KHz, CC1, CC0 = 1, 0	–	72	–	dB
	PSRR11	AC = 60H (20 dB), f = 1 KHz, CC1, CC0 = 1, 1	–	68	–	dB
Gain setting error	GAIN_Accu1	T_A = 25°C	-0.8	–	0.8	dB
	GAIN_Accu2	T_A = -40 to 105°C	-1.2	–	1.2	dB

(2) D/A converter

(-40°C ≤ T_A ≤ 105°C, AV_{DD1} = AV_{DD2} = DV_{DD} = 5.0 V, DACOF = 1)

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
DAC ON current consumption	I_{DAC_ON}		–	370	600	µA
Resolution	RES		–	–	8	bit
Settling time	t_{SET}		–	–	100	µs
Differential non-linearity error[Note]	DNL	VRT1 = VRT0 = 0	-2	–	2	LSB
Integral non-linearity error	INL	VRT1 = VRT0 = 0	-2	–	2	LSB

Note Guaranteed monotonic.

(3) Temperature sensor

(-40°C ≤ T_A ≤ 105°C, AV_{DD1} = AV_{DD2} = DV_{DD} = 5.0 V, TEMPOF = 1)

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
Current consumption	IccA		–	100	150	µA
Output voltage	V_O	T_A = 25°C	–	1.67	–	V
Temperature sensitivity	T_{SE}		–	-5.0	–	mV/°C

(4) Variable output voltage regulator

(-40°C ≤ T_A ≤ 105°C, AV_{DD1} = AV_{DD2} = DV_{DD} = 5.0 V, LDOOF = 1)

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
<R> Current consumption	IccON	Iout = 0 mA	–	145	290	µA
Output voltage accuracy	V_Accu	Iout = 0 mA	-10	–	10	%
Load current characteristics	Vout_load	Iout = 0 to 5 mA	–	15	30	mV
Output current	Io		–	–	15	mA
Dropout voltage[Note]	Vd	Lout = 15 mA	–	–	0.4	V
Power supply rejection ratio	PSRR	f = 1 kHz, CL = 4.7 µ F, Io = 5 mA, AV_{DD} = 5.0 V, LDOC = 0DH (3.3 V)	–	60	–	dB
Discharge resistance	Rs	LDOOF = 0	540	715	1200	Ω
Settling time	Tset_rise	CL = 4.7 µF, C_{BGR_OUT} = 0.1 µF	–	–	5.0	ms
	Tset_fall	CL = 4.7 µ F, C_{BGR_OUT} = 0.1 µF	–	–	45	ms

Note The output voltage range is determined not only by dropout voltage but also by output voltage accuracy.

(5) Reference voltage source

(-40°C ≤ T_A ≤ 105°C, AV_{DD1} = AV_{DD2} = DV_{DD} = 5.0 V, LDOOF = 1)

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
Output voltage	V_{BGR}		–	1.21	–	V

(6) SPI

(-40°C ≤ T_A ≤ 105°C, AV_{DD1} = AV_{DD2} = DV_{DD} = 5.0 V)

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	TYP	MAX	
High-level input voltage	V_{IH}	$\overline{CS}$ pin, SDI pin, $\overline{SCLK}$ pin, $\overline{RESET}$ pin	2.0	DV_{DD}	DV_{DD} + 0.1	V
Low-level input voltage	V_{IL}	$\overline{CS}$ pin, SDI pin, $\overline{SCLK}$ pin, $\overline{RESET}$ pin	-0.1	DGND	0.7	V
Leakage current during high level input	I_{leak_Hi1}	$\overline{CS}$ pin, SDI pin, $\overline{SCLK}$ pin	-1	–	2	µA
	I_{leak_Hi2}	$\overline{RESET}$ pin	-1	–	2	µA
Leakage current during low level input	I_{leak_Lo1}	$\overline{CS}$ pin, SDI pin, $\overline{SCLK}$ pin	50	100	200	µA
	I_{leak_Lo2}	$\overline{RESET}$ pin	-1	–	2	µA
Low-level output voltage at SDO pin	V_{SDO_Lo}	Io = -5 mA	–	140	280	mV
Leakage current when SDO is off	I_{leak_SDO}		-1	–	2	µA
Pull-up resistance	R_{SPI}	$\overline{CS}$ pin, SDI pin, $\overline{SCLK}$ pin	32.5	50	67.5	kΩ
$\overline{SCLK}$ cycle time	t_{KCYA}		100	–	–	ns
$\overline{SCLK}$ high-level width low-level width	t_{KHA}, t_{KLA}		0.9t_{KCYA}/2	–	–	ns
SDI setup time (to $\overline{SCLK}$↑)	t_{SIKA}		40	–	–	ns
SDI hold time (from $\overline{SCLK}$↑)	t_{KSIA}		20	–	–	ns
Delay time from $\overline{SCLK}$↓ to SDO	t_{KSOAR}	Pull-up resistance: 10 kΩ, CL: 5 pF, VSDO: 5.0 V	–	250	300	ns
	t_{KSOAF}	Pull-up resistance: 10 kΩ, CL: 5 pF, VSDO: 5.0 V	–	–	20	ns
$\overline{CS}$ high-level width	t_{SHA}		200	–	–	ns
Delay time from $\overline{CS}$↓ to $\overline{SCLK}$↓	t_{SKA}		200	–	–	ns
Delay time from $\overline{SCLK}$↑ to $\overline{CS}$↑	t_{KSA}		200	–	–	ns

Note Including the current flowing into each pull-up resistor

SPI transfer clock timing



10. Package Drawing



detail of lead end



(UNIT:mm)

ITEM	DIMENSIONS
D	7.00±0.20
E	7.00±0.20
HD	9.00±0.20
HE	9.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	0.22±0.05
c	$0.145^{+0.055}_{-0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	$3°^{+5°}_{-3°}$
e	0.50
x	0.08
y	0.08
ZD	0.75
ZE	0.75

NOTE
Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

Characteristics Curve (T_A = 25°C, TYP.) (reference value)

- Instrumentation amplifier

















- Temperature sensor



- Variable output voltage regulator





Revision History	RAA730501 Monolithic Programmable Analog IC

Rev.	Date	Description	
		Page	Summary
0.01	Sep. 5, 2011	–	First edition issued.
0.02	Mar. 9, 2012	1	Correction of description in *Overview*
			Addition of 20-pin products to *Features*
		4	Addition of *1.1.1 20-pin products*
		6	Addition of *1.2.1 20-pin products*
		8	Addition of *1.3.1 20-pin products*
		11	Addition of pins (LDO_OUT, BGR_OUT, and $\overline{\text{RESET}}$) to *Table 1-3 Connection of Unused Pins*
			Addition of Remark to *1.4 Connection of Unused Pins*
		12	Addition of Note to and change of DAC_OUT/VREFIN equivalent circuit diagrams in *Figure 1-1 Pin I/O Circuit Type*
		14	Addition of Note to *2.1 Overview of Instrumentation Amplifier Features*
		16	Addition of Note to *2.2 (2) AMP channel selection and power control register (ACSPC)*
		17	Addition of Note to *2.3 Procedure for Operating the Instrumentation Amplifier*
		23	Change of register name in *4.2 Block Diagram*
		30	Change of output reference voltage in *6.1 Overview of Reference Voltage Generator Features*
		32	Change of *Figure 7-1 SPI Interface Configuration Example*
		33	Change of description in *7.2 SPI Communication* and change of *Figure 7-2 SPI Communication Timing*
		34	Change of *Table 8-2 Statuses of SPI Control Registers After a Reset Is Acknowledged*
		35	Addition of *Table 8-3 Pin Statuses After a Reset*
		37	Addition of output current I_{O2} and Note to *9.1 Absolute Maximum Ratings*
		38	Addition of new conditions (AV_{DD1}, AV_{DD2}, DV_{DD}) to *9.2 Conditions of Power supply voltage*
			Change of ratings in *9.3 Supply Current Characteristics*
		39	Change of ratings of output voltage (VOUTL, VOUTH) in *9.4 (1) Instrumentation amplifier*
			Change of conditions of input conversion offset voltage (VOFF11) in *9.4 (1) Instrumentation amplifier*
			Addition of input conversion offset voltage temperature coefficient VOTC to *9.4 (1) Instrumentation amplifier*
		40	Deletion of gain setting error GAIN_Accu2 from *9.4 (1) Instrumentation amplifier*
		42	Change of ratings of *9.4 (5) Reference voltage source*
		43	Addition of lieak_Hi2 and lieak_Lo2 in *9.4 (6) SPI Interface*
			Change of ratings of t_{KSOAR} in *9.4 (6) SPI Interface*
			Addition of Note to *9.4 (6) SPI Interface*
		47	Addition of *Characteristics Curve (T_A = 25°C, TYP.) (reference)*

Rev.	Date	Description	
		Page	Summary
1.00	Aug. 31, 2012	38	Change of conditions and ratings in *9.3 Supply Current Characteristics*
		40	Change of conditions and ratings and addition of settling time in *9.4 (1) Instrumentation amplifier*
		41	Change of ratings in *9.4 (2) D/A converter*
			Change of ratings in *9.4 (3) Temperature sensor*
		42	Change of conditions and ratings in *9.4 (4) Variable output voltage regulator*
		43	Change of conditions and ratings and addition of Pull-up resistance in *9.4 (6) SPI Interface*
1.01	Sep. 07, 2012	43	Change of ratings in *9.4 (6) SPI Interface*
1.10	Jan. 31, 2013	25	Addition of NOTE to *5. 3 (1) LDO control register (LDOC)*
		39	Addition of NOTE to *9. 4 (4) Variable output voltage regulator*
		40	Detection of F_{SCLK} in *9. 4. (6) SPI*
		45	Addition of Variable output voltage regulator in Characteristics Curve
		–	Detection of 20-pin products
1.20	May. 31, 2014	12	Change of description about reference voltage in *2. 1 Instrumentation Amplifier*
		16	Change of the calculating formula about output voltage in *3. 1 D/A Converter*
		17	Change of description in *3. 3 (2) DAC reference voltage control register (DACRC)*
		30	Addition of Caution about external reset to *7. SPI*
		32	Change of description in *8. Reset*
		35	Deletion of Junction temperature from *9. 1 Absolute Maximum Ratings*
		36	Change of the title to "*Operation condition"* in *9. 2*
		39	Correction of the current consumption in *9. 4 (4)*

NOTES FOR CMOS DEVICES

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

(2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

(3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
   Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

SALES OFFICES Renesas Electronics Corporation http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
12F., 234 Teheran-ro, Gangnam-Ku, Seoul, 135-920, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

Colophon 4.0