

FEATURES

- Low $R_{DS(on)}$ of 10 m Ω in 6-ball WLCSP
- Wide input voltage range: 0 V to 5.5 V
- 3 A continuous operating current at 70°C
- Bias supply voltage range: 1.83 V to 5.5 V
- Low 26 μ A ground (quiescent) current, $V_{IN} \leq 3.4$ V
- Low 50 μ A quiescent current, $V_{IN} = 5.5$ V
- Overtemperature protection circuitry
- Low shutdown current: <3.5 μ A
- Ultrasmall 1.0 mm $\times$ 1.5 mm, 6-ball, 0.5 mm pitch WLCSP

APPLICATIONS

Communications and infrastructure

- Thermoelectric cooler (TEC) controller reverse polarity for heating and cooling

- Fine line geometry core voltage inrush current control

Medical and healthcare

Instrumentation

GENERAL DESCRIPTION

The **ADP1196** is a high-side or low-side load switch designed for V_{IN} operation between 0 V and 5.5 V with a VB_EN supply of 1.83 V to 5.5 V. The device contains an internal charge pump that operates from either V_{IN} or VB_EN , whichever is higher, and an ultralow on resistance, N-channel MOSFET. This N-channel MOSFET supports more than 2 A of continuous current at V_{IN} close to 0 V, and, with its ultralow on resistance, minimizes power loss. In addition, the on resistance is constant, independent of the V_{IN} or VB_EN voltage. The low 26 μ A quiescent current and ultralow shutdown current make the **ADP1196** ideal for low power applications.

TYPICAL APPLICATIONS CIRCUITS




Figure 1. High-Side Load Application




Figure 2. Low-Side Load Application

When the junction temperature exceeds 125°C, overtemperature protection circuitry is activated, thereby protecting the **ADP1196** and downstream circuits from potential damage.

The **ADP1196** occupies minimal printed circuit board (PCB) space, with an area of less than 1.5 mm² and a height of 0.60 mm.

The **ADP1196** is available in an ultrasmall 1.0 mm $\times$ 1.5 mm, 6-ball, 0.5 mm pitch WLCSP.

TABLE OF CONTENTS

Features	1	Typical Performance Characteristics	6
Applications	1	Theory of Operation	9
Typical Applications Circuits	1	Applications Information	10
General Description	1	Capacitor Selection	10
Revision History	2	Ground Current	10
Specifications	3	Enable Feature	10
Timing Diagram	3	Timing	11
Absolute Maximum Ratings	4	Thermal Overload Protection	11
Thermal Resistance	4	Outline Dimensions	12
ESD Caution	4	Ordering Guide	12
Pin Configuration and Function Descriptions	5		

REVISION HISTORY

4/14—Rev. A to Rev. B

Changes to Theory of Operation	9
Changes to Thermal Overload Protection	11

2/14—Rev. 0 to Rev. A

Changes to Table 1	3
Changes to Figure 3	3
Changes to Ordering Guide	12

6/13—Revision 0: Initial Version

SPECIFICATIONS

$V_{IN} = 1.8\text{ V}$, $V_{VB_EN} = 1.83\text{ V}$, $I_{OUT} = 1\text{ A}$, $T_A = 25^\circ\text{C}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ for minimum/maximum specifications, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT VOLTAGE RANGE	V_{IN}		0		5.5	V
BIAS SUPPLY VOLTAGE RANGE	V_{VB_EN}		1.83		5.5	V
ENABLE						
VB_EN Input	V_{IH}	$V_{IN} < 1.8\text{ V}$			1.83	V
	V_{IL}	$V_{IN} < 1.8\text{ V}$	1.6			V
	V_{IH}	$V_{IN} = 1.8\text{ V}$ to 5.5 V	1.2			V
	V_{IL}	$V_{IN} = 1.8\text{ V}$ to 5.5 V			0.4	V
VB_EN Pull-Down Resistor	I_{EN}	$V_{VB_EN} = 400\text{ mV}$		4		M Ω
CURRENT						
Ground (Quiescent) Current	I_{GND}	$V_{IN} = 1.83\text{ V}$, $1.2\text{ V} < V_{VB_EN} < 1.8\text{ V}$ or $V_{VB_EN} = 1.83\text{ V}$, $V_{IN} = 0\text{ V}$		26	60	μA
		$V_{IN} = 3.4\text{ V}$, $1.2\text{ V} < V_{VB_EN} < 1.8\text{ V}$ or $V_{VB_EN} = 3.4\text{ V}$, $V_{IN} = 0\text{ V}$		26		μA
		$V_{IN} = 4.2\text{ V}$, $1.2\text{ V} < V_{VB_EN} < 1.8\text{ V}$ or $V_{VB_EN} = 4.2\text{ V}$, $V_{IN} = 0\text{ V}$		35	60	μA
		$V_{IN} = 5.5\text{ V}$, $1.2\text{ V} < V_{VB_EN} < 1.8\text{ V}$ or $V_{VB_EN} = 5.5\text{ V}$, $V_{IN} = 0\text{ V}$		50	80	μA
Shutdown Current	I_{OFF}	$V_{VB_EN} = \text{GND}$, $V_{OUT} = 0\text{ V}$, $V_{IN} = 4.2\text{ V}$		3.5		μA
		$V_{VB_EN} = \text{GND}$, $V_{OUT} = 0\text{ V}$, $V_{IN} = 1.8\text{ V}$ to 5.5 V			50	μA
Continuous Operating Current ¹	I_{OUT}	$V_{IN} = 1.83\text{ V}$ to 5.5 V , $V_{VB_EN} > 1.2\text{ V}$ or $V_{VB_EN} = 1.83\text{ V}$ to 5.5 V , $V_{IN} = 0.045\text{ V}$ to V_{VB_EN}		3		A
VIN TO VOUT RESISTANCE	$R_{DS(on)}$	$0.0\text{ V} < V_{IN} < 5.5\text{ V}$, $V_{VB_EN} \geq 1.83\text{ V}$		0.01	0.015	Ω
VOUT TURN-ON TIME		See Figure 3				
Turn-On Time	t_{ON}	$V_{IN} = 0\text{ V}$ to 5.5 V , $V_{VB_EN} \geq 1.83\text{ V}$, $C_{LOAD} = 1\text{ }\mu\text{F}$		5.5	10	ms
VOUT TURN-OFF TIME		See Figure 3				
Turn-Off Time	t_{OFF_TIME}	$V_{IN} = 0\text{ V}$ to 5.5 V , $V_{VB_EN} \geq 1.83\text{ V}$, $C_{LOAD} = 1\text{ }\mu\text{F}$, $I_{LOAD} = 10\text{ mA}$		150	800	μsec
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS_{SD}	T_J rising		125		$^\circ\text{C}$
Thermal Shutdown Hysteresis	TS_{SD-HYS}			15		$^\circ\text{C}$

¹ At an ambient temperature of 85°C , the part can withstand a continuous current of $\pm 2.22\text{ A}$. At a load current of 3 A , the operational lifetime derates to 2190 hours.

TIMING DIAGRAM




Figure 3. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VIN to GND	−0.3 V to +6.5 V
VOU to GND	−0.3 V to VIN
VB_EN to GND	−0.3 V to +6.5 V
Continuous Drain Current	
T _A = 25°C	±4 A
T _A = 85°C	±2.22 A
Continuous Diode Current	−50 mA
Storage Temperature Range	−65°C to +150°C
Operating Junction Temperature Range	−40°C to +105°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table 3. Typical θ_{JA} and Ψ_{JB} Values

Package Type	θ_{JA}	Ψ_{JB}	Unit
6-Ball, 0.5 mm Pitch WLCSP	260	58	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
A1, B1	VIN	Input Voltage.
A2, B2	VOUT	Output Voltage.
C1	VB_EN	Enable/Bias Input. Drive VB_EN high to turn on the switch, and drive VB_EN low to turn off the switch.
C2	GND	Ground.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 1.8\text{ V}$, $V_{VB_EN} = 1.83\text{ V}$, $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 5. R_{DS_ON} vs. Temperature, 50 mA, Different Input Voltages (V_{IN})




Figure 8. Voltage Drop vs. Input Voltage (V_{IN}), Different Load Currents




Figure 6. R_{DS_ON} vs. Temperature, 3 A, Different Input Voltages (V_{IN})




Figure 9. Ground Current vs. Temperature, Different Load Currents, $V_{IN} = 1.8\text{ V}$




Figure 7. R_{DS_ON} vs. Input Voltage (V_{IN}), Different Load Currents




Figure 10. Ground Current vs. Temperature, Different Load Currents, $V_{IN} = 3.6\text{ V}$




Figure 11. Ground Current vs. Temperature, Different Load Currents, $V_{IN} = 5\text{ V}$




Figure 14. Shutdown Current vs. Temperature, $V_{OUT} = 0\text{ V}$, Different Input Voltages (V_{IN})




Figure 12. Ground Current vs. Load Current, Different Input Voltages (V_{IN})




Figure 15. Typical Turn-On Time and Inrush Current, $V_{IN} = 1.8\text{ V}$, $C_{OUT} = 47\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load




Figure 13. Shutdown Current vs. Temperature, Different Input Voltages (V_{IN}), V_{OUT} Open




Figure 16. Typical Turn-On Time and Inrush Current, $V_{IN} = 1.8\text{ V}$, $C_{OUT} = 100\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load




Figure 17. Typical Turn-On Time and Inrush Current,
 $V_{IN} = 3.3\text{ V}$, $C_{OUT} = 47\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load




Figure 19. Typical Turn-On Time and Inrush Current,
 $V_{IN} = 5\text{ V}$, $C_{OUT} = 47\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load




Figure 18. Typical Turn-On Time and Inrush Current,
 $V_{IN} = 3.3\text{ V}$, $C_{OUT} = 100\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load




Figure 20. Typical Turn-On Time and Inrush Current,
 $V_{IN} = 5\text{ V}$, $C_{OUT} = 100\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load

THEORY OF OPERATION




Figure 21. Functional Block Diagram

The ADP1196 is a high-side or low-side N-channel metal oxide semiconductor (NMOS) load switch that is controlled by an internal charge pump. The ADP1196 operates with voltages from 1.83 V to 5.5 V on either VIN or VB_EN.

Internal circuitry monitors the VIN and VB_EN pins, connecting the internal power supply to the higher of the two voltages. This operation allows the NMOS load switch to operate on the low side of a particular load.

An internal charge pump biases the NMOS switch to achieve a relatively constant, ultralow on resistance of 10 mΩ across the entire supply range. The use of the internal charge pump also allows for controlled turn-on times. Turning the NMOS switch on and off is controlled by the enable input, VB_EN, which can interface directly with 1.83 V logic signals when VIN is greater than 1.8 V.

The ADP1196 supports 3 A of continuous current as long as T_A is less than or equal to 70°C. At 85°C, the derated load current falls to ± 2.22 A.

The overtemperature protection circuit is activated if the load current causes the junction temperature to exceed 125°C. When this occurs, the overtemperature protection circuitry disables the output until the junction temperature falls below approximately 110°C, at which point the output is reenabled. If the fault condition persists, the output cycles off and on until the fault is removed.

ESD protection structures are shown in the block diagram as Zener diodes (see Figure 21).

The ADP1196 is a low quiescent current device with a nominal 4 MΩ pull-down resistor on its enable pin (VB_EN). The package is a space-saving 1.0 mm × 1.5 mm, 6-ball WLCSP.

APPLICATIONS INFORMATION

CAPACITOR SELECTION

Output Capacitor

The ADP1196 is designed for operation with small, space-saving ceramic capacitors; however, it functions with most commonly used capacitors when the effective series resistance (ESR) value is carefully considered. The ESR of the output capacitor affects the response to load transients. Use a typical 1 μF capacitor with an ESR of 0.1 Ω or less for good transient response. Using a larger value of output capacitance improves the transient response to large changes in load current.

Input Bypass Capacitor

Connecting at least 1 μF of capacitance from VIN to GND reduces the circuit sensitivity to the PCB layout, especially when high source impedance or long input traces are encountered. When greater than 1 μF of output capacitance is required, increase the input capacitor to match it.

GROUND CURRENT

The major source of ground current in the ADP1196 is the internal charge pump for the field effect transistor (FET) drive circuitry. Figure 22 shows the typical ground current when $V_{\text{VB_EN}} = 1.83\text{ V}$ and V_{IN} varies from 0.2 V to 5.5 V.




Figure 22. Ground Current vs. Input Voltage, Different Load Currents

ENABLE FEATURE

The ADP1196 uses the VB_EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 23, when a rising voltage ($V_{\text{VB_EN}}$) on the VB_EN pin crosses the active threshold, VOUT turns on. When a falling voltage ($V_{\text{VB_EN}}$) on the VB_EN pin crosses the inactive threshold, VOUT turns off.




Figure 23. Typical VB_EN Operation

As shown in Figure 23, the VB_EN pin has hysteresis built into it. This built-in hysteresis prevents on/off oscillations that can occur due to noise on the VB_EN pin as it passes through the threshold points.

The VB_EN pin active/inactive thresholds derive from the V_{IN} voltage; therefore, these thresholds vary with changing input voltages. Figure 24 shows the typical VB_EN active/inactive threshold when the input voltage varies from 1.83 V to 5.5 V.




Figure 24. Typical VB_EN Threshold vs. Input Voltage (V_{IN})

TIMING

Turn-on delay is defined as the interval between the time that V_{VB_EN} exceeds the rising threshold voltage and when V_{OUT} rises to ~10% of its final value. The ADP1196 includes circuitry that has a typical 2 ms turn-on delay and a controlled rise time to limit the V_{IN} inrush current. As shown in Figure 25 and Figure 26, the turn-on delay is nearly independent of the input voltage.




Figure 25. Typical Turn-On Time and Inrush Current,
 $V_{IN} = 1.8\text{ V}$, $C_{OUT} = 47\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load




Figure 26. Typical Turn-On Time and Inrush Current,
 $V_{IN} = 5\text{ V}$, $C_{OUT} = 47\text{ }\mu\text{F}$, $330\text{ }\Omega$ Load

The rise time is defined as the time it takes the output voltage (V_{OUT}) to rise from 10% to 90% of its final value. The output voltage rise time is dependent on the rise time of the internal charge pump.

For very large values of output capacitance, the RC time constant (where C is the load capacitance (C_{LOAD}) and R is the $R_{DS(on)} || R_{LOAD}$) can become a factor in the rise time of the output voltage. Because $R_{DS(on)}$ is much smaller than R_{LOAD} , an adequate approximation for RC is $R_{DS(on)} \times C_{LOAD}$. An input or load capacitor is not required for the ADP1196, although capacitors can be used to suppress noise on the board.

The turn-off time is defined as the time it takes for the output voltage to fall from 90% to 10% of V_{OUT} . It is also dependent on the RC time constant of the output capacitance and load resistance. Figure 27 shows the typical turn-off times with $V_{IN} = 1.8\text{ V}$, $V_{IN} = 3.3\text{ V}$, and $V_{IN} = 5.0\text{ V}$, $C_{OUT} = 47\text{ }\mu\text{F}$, and $R_{LOAD} = 330\text{ }\Omega$.




Figure 27. Typical Turn-Off Time, $V_{IN} = 1.8$, $V_{IN} = 3.3\text{ V}$, and $V_{IN} = 5.0\text{ V}$,
 $C_{OUT} = 47\text{ }\mu\text{F}$, $R_{LOAD} = 330\text{ }\Omega$

THERMAL OVERLOAD PROTECTION

Thermal overload protection is included, which limits the junction temperature to a maximum of 125°C (typical). Under extreme conditions (that is, high ambient temperature and/or high power dissipation), when the junction temperature starts to rise above 125°C , the output is turned off, reducing the output current to zero. When the junction temperature falls below 110°C , the output is turned on again, and output current is restored to its operating value.

If the self-heating of the junction is great enough to cause its temperature to rise above 125°C , thermal shutdown is activated, turning off the output and reducing the output current to zero. As the junction temperature cools and falls below 110°C , the output turns on and conducts current into the load, again causing the junction temperature to rise above 125°C . This thermal oscillation between 110°C and 125°C causes a current oscillation between the load current and 0 mA that continues as long as the load remains connected to the output.

The thermal limit protection is intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation must be externally limited so that the junction temperature does not exceed 125°C .

OUTLINE DIMENSIONS




Figure 28. 6-Ball Wafer Level Chip Scale Package [WLCSP]
(CB-6-2)
Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADP1196ACBZ-02-R7	−40°C to +85°C	6-Ball Wafer Level Chip Scale Package [WLCSP]	CB-6-2	CK

¹ Z = RoHS Compliant Part.