



Address: Midas Displays, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU
Telephone: +44 (0)1493 602602
Fax: +44 (0)1493 665111
Email: sales@midasdisplays.com
Website: www.midasdisplays.com

Specification

MCOT128064GV-YM



Midas Displays OLED Part Number System

MCO	B	21605	A	*	V	-	E	W	I	*
1	2	3	4	5	6		7	8	9	10
1	=	MCO:	Midas Displays OLED							
2	=	Blank:	B: COB (Chip on Board) T: TAB (Taped Automated Bonding)							
3	=	No of dots:	(e.g. 240064 = 240 x 64 dots)				(e.g. 21605 = 2 x 16 5mm C.H.)			
4	=	Series	A to Z							
5	=	Series Variant:	A to Z and 1 to 9 – see addendum							
6	=	Operating Temp Range:	A: -30+85° C		V: -40+80° C		Y: -40 +70° C		Z: -30+70° C	
			X: -40 +85° C							
7	=	Character Set:	Blank: Not Applicable							
			E: Multi European Font Set (English/Japanese – Western European (K) – Cyrillic (R))							
8	=	Colour:	Y: Yellow		W: White		B: Blue		R: Red	
			G: Green		RGB: Full Colour					
9	=	Interface:	P: Parallel		I: I ² C		S: SPI		M: Multi	
10	=	Voltage Variant:	e.g. 3 = 3v							

1.Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2011/02/28	1		First issue

2. General Specification

The Features is described as follow:


- Module dimension: $73.0 \times 41.86 \times 3.4$ (max.) mm^3
- View area: $63.41 \times 32.69 \text{ mm}^2$
- Active area: $61.41 \times 30.69 \text{ mm}^2$
- Number of dots: 128 x 64
- Pixel size: $0.45 \times 0.45 \text{ mm}^2$
- Pixel pitch: $0.48 \times 0.48 \text{ mm}^2$
- Duty: 1/64
- Emitting Color: Yellow

4. Interface Pin Function

No.	Symbol	I/O	Function
1	NC(GND)		Reserved Pin (Supporting Pin) The supporting pin can reduce the influences from stresses on the function pins. This pin must be connected to external ground.
2	VCC	P	Power Supply for OLED Panel This is the most positive voltage supply pin of the chip. It must be supplied externally.
3	VCOMH	P	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. It can be supplied externally or internally. When VCOMH is generated internally, a capacitor should be connected between this pin and VSS.
4	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current at 10 μ A.
5~12	D7~D0	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK
13	E/RD#	I	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
14	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.

15	D/C#	I	<p>Data/Command Control</p> <p>This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data.</p> <p>When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.</p> <p>When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register.</p>												
16	RES#	I	<p>Power Reset for Controller and Driver</p> <p>This pin is reset signal input. When the pin is low, initialization of the chip is executed.</p>												
17	CS#	I	<p>Chip Select</p> <p>This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.</p>												
18	NC		<p>Reserved Pin</p> <p>The N.C. pins between function pins are reserved for compatible and flexible design.</p>												
19	BS2	I	<p>Communicating Protocol Select</p> <p>These pins are MCU interface selection input. See the following table:</p>												
20	BS1		<table border="1"> <thead> <tr> <th></th> <th>68XX-parallel</th> <th>80XX-parallel</th> <th>Serial</th> </tr> </thead> <tbody> <tr> <td>BS1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>BS2</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>		68XX-parallel	80XX-parallel	Serial	BS1	0	1	0	BS2	1	1	0
	68XX-parallel		80XX-parallel	Serial											
BS1	0	1	0												
BS2	1	1	0												
21	Vdd	P	<p>Power Supply for Logic Circuit</p> <p>This is a voltage supply pin. It must be connected to external source.</p>												
22	NC		<p>Reserved Pin</p> <p>The N.C. pins between function pins are reserved for compatible and flexible design.</p>												
23	NC														
24	NC														
25	NC														
26	NC														
27	NC														
28	NC														
29	Vss	P	<p>Ground of OLED System</p> <p>This is a ground pin. It also acts as a reference for the logic pins, the OLED driving voltages, and the analog circuits. It must be connected to external ground.</p>												
30	VSL	0	<p>Voltage Output Low Level for SEG Signal</p> <p>This pin is the output pin for the voltage output low level for SEG signals. A capacitor should be connected between this pin and VSS.</p>												

5. Outline Dimension



6. Optics & Electrical Characteristics

6.1 Optics Characteristics

Characteristics	Symbol	Condition	Min	Typ	Max	Unit
Brightness	Lbr	With Polarizer (Note 3)	70	100	—	cd/m ²
C.I.E. (Yellow)	(x) (y)	Without Polarizer	0.44 0.46	0.48 0.50	0.52 0.54	
Dark Room Contrast	CR		—	>2000: 1	—	—
View Angle			>160	—	—	

* Optical measurement taken at VDD = 2.8V, VCC = 15V.
Software configuration follows Section 4.4 Initialization.

6.2 DC Characteristics

Characteristics	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage for Logic	VDD		2.4	2.7	3.5	V
Supply Voltage for Display	VCC	Note 3	11.0	13.0	15.0	V
High Level Input	VIH	I _{out} = 100μA, 3.3MHz	0.8×VDD	—	VDD	V
Low Level Input	VIL	I _{out} = 100μA, 3.3MHz	0	—	0.2×VDD	V
High Level Output	VOH	I _{out} = 100μA, 3.3MHz	0.9×VDD	—	VDD	V
Low Level Output	VOL	I _{out} = 100μA, 3.3MHz	0	—	0.1×VDD	V
Operating Current for VDD	IDD	Note 4	—	75	—	mA
Sleep Mode Current for VDD	IDD, SLEEP		—	1	5	μA

Note 3: Brightness (Lbr) and Supply Voltage for Display (VCC) are subject to the change of the panel characteristics and the customer's request.

Note 4: VDD = 2.8V, VCC = 15V, 50% Display Area Turn on.


* Software configuration follows Section 4.4 Initialization.

6.3 AC Characteristics

6.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	System Cycle Time	300	—	ns
t_{AS}	Address Setup Time	0	—	ns
t_{AH}	Address Hold Time	0	—	ns
t_{DSW}	Write Data Setup Time	40	—	ns
t_{DHW}	Write Data Hold Time	15	—	ns
t_{DHR}	Read Data Hold Time	20	—	ns
t_{OH}	Output Disable Time	—	70	
t_{ACC}	Access Time	—	140	ns
PW_{CSL}	Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)	120 60	—	ns
PW_{CSH}	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	—	ns
t_{R}	Rise Time	—	15	ns
t_{F}	Fall Time	—	15	ns


* (VDD - VSS = 2.4V to 3.5V, Ta = 25°C)



6.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	ns
t_{AS}	Address Setup Time	0	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)	120 60	-	ns
PW_{CSH}	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns


* (VDD - VSS = 2.4V to 3.5V, Ta = 25°C)



6.3.3 Serial Interface Timing Characteristics:


Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	250	—	ns
t_{AS}	Address Setup Time	150	—	ns
t_{AH}	Address Hold Time	150	—	ns
t_{CSS}	Chip Select Setup Time	120	—	ns
t_{CSH}	Chip Select Hold Time	60	—	ns
t_{DSW}	Write Data Setup Time	100	—	ns
t_{DHW}	Write Data Hold Time	100	—	ns
t_{CLKL}	Serial Clock Low Time	100	—	ns
t_{CLKH}	Serial Clock High Time	100	—	ns
t_{R}	Rise Time	—	15	ns
t_{F}	Fall Time	—	15	ns

* (VDD - VSS = 2.4V to 3.5V, Ta = 25°C)



SCLK(D₀)

SDIN(D₁)



D7

D6

D5

D4


D3

D2

D1

D0

7. Block Diagram



MCU Interface Selection: BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C3: 0.1 μ F

C2, C6: 4.7 μ F

C4: 10 μ F

C5: 4.7 μ F / 25V Tantalum Capacitor

R1: 820k Ω , $R1 = (\text{Voltage at IREF} - VSS) / IREF$

8. Reliability

8.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation Low Temperature Operation	80°C,240hrs -40°C,240hrs	The operational functions work.
High Temperature Storage Low Temperature Storage	80°C,240hrs -40°C,240hrs	
High Temperature/Humidity Operation/ Thermal Shock	60°C,90%RH,120hrs , -40°C80°C , 24cycles 1 hr dwell	

* The samples used for the above tests do not include polarizer.

* No moisture condensation is observed during tests.

8.2 Lifetime

Parameter	Min	Typ	Max	Unit	Condition	Notes
Operating Life Time		100,000	—	Hrs	80 cd/m2, 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

8.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm 5^{\circ}\text{C}$; $55\pm 15\%$ RH.

9. Absolute Maximum Ratings


Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	4	V	1,2
Supply Voltage for Display	VCC	0	16	V	1,2
Operating Temperature	TOP	-40	80		—
Storage Temperature	TSTG	-40	80	°C	—



Note 1: All the above voltages are on the basis of “VSS = 0V”.




Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 7. “Optics & Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.


The logo for MIDAS DISPLAYS features the word "MIDAS" in a large, bold, yellow, sans-serif font. Below it, the word "DISPLAYS" is written in a smaller, yellow, sans-serif font. The text is set against a light blue background with a subtle, wavy, textured pattern.

10. Inspection specification


NO	Item	Criterion	AQL												
01	Electrical Testing	1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 Viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect.	0.65												
02	Black or bright spots on OLED (display only)	2.1 Bright and black spots on display $\leq 0.25\text{mm}$, no more than three Bright or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm	2.5												
03	Black spots, bright spots, contamination (non-display)	3.1 Round type : As following drawing $\Phi = (x + y) / 2$	2.5												
		3.2 Line type : (As following drawing)  <table border="1"> <thead> <tr> <th>Length</th> <th>Width</th> <th>Acceptable QTY</th> </tr> </thead> <tbody> <tr> <td>---</td> <td>$W \leq 0.02$</td> <td>Accept no dense</td> </tr> <tr> <td>$L \leq 3.0$</td> <td>$0.02 < W \leq 0.03$</td> <td rowspan="2">2</td> </tr> <tr> <td>$L \leq 2.5$</td> <td>$0.03 < W \leq 0.05$</td> </tr> <tr> <td>---</td> <td>$0.05 < W$</td> <td>As round type</td> </tr> </tbody> </table>	Length	Width	Acceptable QTY	---	$W \leq 0.02$	Accept no dense	$L \leq 3.0$	$0.02 < W \leq 0.03$	2	$L \leq 2.5$	$0.03 < W \leq 0.05$	---	$0.05 < W$
Length	Width	Acceptable QTY													
---	$W \leq 0.02$	Accept no dense													
$L \leq 3.0$	$0.02 < W \leq 0.03$	2													
$L \leq 2.5$	$0.03 < W \leq 0.05$														
---	$0.05 < W$	As round type													
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction. <table border="1"> <thead> <tr> <th>Size Φ</th> <th>Acceptable QTY</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.20$</td> <td>Accept no dense</td> </tr> <tr> <td>$0.20 < \Phi \leq 0.50$</td> <td>3</td> </tr> <tr> <td>$0.50 < \Phi \leq 1.00$</td> <td>2</td> </tr> <tr> <td>$1.00 < \Phi$</td> <td>0</td> </tr> <tr> <td>Total QTY</td> <td>3</td> </tr> </tbody> </table>	Size Φ	Acceptable QTY	$\Phi \leq 0.20$	Accept no dense	$0.20 < \Phi \leq 0.50$	3	$0.50 < \Phi \leq 1.00$	2	$1.00 < \Phi$	0	Total QTY	3	2.5
Size Φ	Acceptable QTY														
$\Phi \leq 0.20$	Accept no dense														
$0.20 < \Phi \leq 0.50$	3														
$0.50 < \Phi \leq 1.00$	2														
$1.00 < \Phi$	0														
Total QTY	3														

NO	Item	Criterion	AQL																		
05	Scratches	Follow NO.3 black spots, bright spots, contamination																			
06	Chipped glass	<p>Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length:</p> <p>6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels:</p>  <table border="1" data-bbox="438 1019 1177 1243"> <thead> <tr> <th>z: Chip thickness</th> <th>y: Chip width</th> <th>x: Chip length</th> </tr> </thead> <tbody> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < z \leq 2t$</td> <td>Not exceed 1/3k</td> <td>$x \leq 1/8a$</td> </tr> </tbody> </table> <p>⊙ If there are 2 or more chips, x is total length of each chip.</p> <p>6.1.2 Corner crack:</p>  <table border="1" data-bbox="438 1579 1177 1803"> <thead> <tr> <th>z: Chip thickness</th> <th>y: Chip width</th> <th>x: Chip length</th> </tr> </thead> <tbody> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < z \leq 2t$</td> <td>Not exceed 1/3k</td> <td>$x \leq 1/8a$</td> </tr> </tbody> </table> <p>⊙ If there are 2 or more chips, x is the total length of each chip.</p>	z: Chip thickness	y: Chip width	x: Chip length	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$	z: Chip thickness	y: Chip width	x: Chip length	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$	2.5
z: Chip thickness	y: Chip width	x: Chip length																			
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$																			
$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$																			
z: Chip thickness	y: Chip width	x: Chip length																			
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$																			
$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$																			






NO	Item	Criterion	AQL																
06	Glass crack	<p>Symbols :</p> <p>x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length</p> <p>6.2 Protrusion over terminal :</p> <p>6.2.1 Chip on electrode pad :</p>  <table border="1" data-bbox="443 840 1120 958"> <thead> <tr> <th>y: Chip width</th> <th>x: Chip length</th> <th>z: Chip thickness</th> </tr> </thead> <tbody> <tr> <td>$y \leq 0.5\text{mm}$</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> </tbody> </table> <p>6.2.2 Non-conductive portion:</p>  <table border="1" data-bbox="497 1288 1120 1406"> <thead> <tr> <th>y: Chip width</th> <th>x: Chip length</th> <th>z: Chip thickness</th> </tr> </thead> <tbody> <tr> <td>$y \leq L$</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ⊙ If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. ⊙ If the product will be heat sealed by the customer, the alignment mark not be damaged. <p>6.2.3 Substrate protuberance and internal crack.</p>  <table border="1" data-bbox="853 1639 1232 1720"> <thead> <tr> <th>y: width</th> <th>x: length</th> </tr> </thead> <tbody> <tr> <td>$y \leq 1/3L$</td> <td>$x \leq a$</td> </tr> </tbody> </table>	y: Chip width	x: Chip length	z: Chip thickness	$y \leq 0.5\text{mm}$	$x \leq 1/8a$	$0 < z \leq t$	y: Chip width	x: Chip length	z: Chip thickness	$y \leq L$	$x \leq 1/8a$	$0 < z \leq t$	y: width	x: length	$y \leq 1/3L$	$x \leq a$	2.5
		y: Chip width	x: Chip length	z: Chip thickness															
$y \leq 0.5\text{mm}$	$x \leq 1/8a$	$0 < z \leq t$																	
y: Chip width	x: Chip length	z: Chip thickness																	
$y \leq L$	$x \leq 1/8a$	$0 < z \leq t$																	
y: width	x: length																		
$y \leq 1/3L$	$x \leq a$																		

NO	Item	Criterion	AQL
07	Cracked glass	The OLED with extensive crack is not acceptable.	2.5
08	Bezel	8.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 8.2 Bezel must comply with job specifications.	2.5 0.65
9	PCB , COB	<p>9.1 COB seal may not have pinholes larger than 0.2mm or contamination.</p> <p>9.2 COB seal surface may not have pinholes through to the IC.</p> <p>9.3 The height of the COB should not exceed the height indicated in the assembly diagram.</p> <p>9.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.</p> <p>9.5 No oxidation or contamination PCB terminals.</p> <p>9.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.</p> <p>9.7 The jumper on the PCB should conform to the product characteristic chart.</p> <p>9.8 If solder gets on bezel tab pads, zebra pad or screw hold pad, make sure it is smoothed down.</p> <p>9.9 The Scraping testing standard for Copper Coating of PCB</p>  <p style="text-align: center;">$X * Y \leq 2\text{mm}^2$</p>	2.5 2.5 0.65 2.5 0.65 0.65 2.5 2.5
10	Soldering	10.1 No un-melted solder paste may be present on the PCB. 10.2 No cold solder joints, missing solder connections, oxidation or icicle. 10.3 No residue or solder balls on PCB. 10.4 No short circuits in components on PCB.	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
11	General appearance	11.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.	2.5
		11.2 No cracks on interface pin (OLB) of TCP.	0.65
		11.3 No contamination, solder residue or solder balls on product.	2.5
		11.4 The IC on the TCP may not be damaged, circuits.	2.5
		11.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it causes the interface pin to sever.	2.5
		11.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.	2.5
		11.7 Sealant on top of the ITO circuit has not hardened.	0.65
		11.8 Pin type must match type in specification sheet.	0.65
		11.9 OLED pin loose or missing pins.	0.65
		11.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		11.11 Product dimension and structure must conform to product specification sheet.	0.65



Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	